Gate-level Minimization

Slides:



Advertisements
Similar presentations
Chapter 3 Gate-Level Minimization
Advertisements

Digital Logic Design Gate-Level Minimization
Gate-Level Minimization
K-Map Simplification COE 202 Digital Logic Design Dr. Aiman El-Maleh
Chapter 3 Simplification of Switching Functions. Karnaugh Maps (K-Map) A K-Map is a graphical representation of a logic function’s truth table.
The Map Method Boolean expressions may be simplified by algebraic means as discussed in Previous lecture However, this procedure of minimization is awkward.
Gate-Level Minimization
Gate-Level Minimization. Digital Circuits The Map Method The complexity of the digital logic gates the complexity of the algebraic expression.
SYEN 3330 Digital SystemsJung H. Kim Chapter SYEN 3330 Digital Systems Chapter 2 – Part 4.
CSE-221 Digital Logic Design (DLD)
Gate-Level Minimization1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.
Computer Engineering (Logic Circuits) (Karnaugh Map)
Introduction Gate-level minimization refers to the design task of finding an optimal gate-level implementation of Boolean functions describing a digital.
ECE 301 – Digital Electronics Karnaugh Maps and Determining a Minimal Cover (Lecture #8) The slides included herein were taken from the materials accompanying.
بهينه سازي با نقشة کارنو Karnaugh Map. 2  Method of graphically representing the truth table that helps visualize adjacencies 2-variable K-map 3-variable.
SYEN 3330 Digital Systems Jung H. Kim Chapter SYEN 3330 Digital Systems Chapter 2 – Part 5.
Combinational Logic Circuits Chapter 2 Mano and Kime.
Simplifying Boolean Expressions Using K-Map Method
IKI a-Simplification of Boolean Functions Bobby Nazief Semester-I The materials on these slides are adopted from those in CS231’s Lecture.
Overview Part 2 – Circuit Optimization 2-4 Two-Level Optimization
1 Simplification of Boolean Functions:  An implementation of a Boolean Function requires the use of logic gates.  A smaller number of gates, with each.
1 Chapter 5 Karnaugh Maps Mei Yang ECG Logic Design 1.
Department of Computer Engineering
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 2 – Combinational Logic Circuits Part 2.
Gate-Level Minimization Chapter 3. Digital Circuits The Map Method The complexity of the digital logic gates the complexity of the algebraic expression.
D IGITAL L OGIC D ESIGN I G ATE -L EVEL M INIMIZATION.
Chapter 3 Gate-Level Minimization
ECE 2110: Introduction to Digital Systems PoS minimization Don’t care conditions.
Combinational Logic Part 2: Karnaugh maps (quick).
Circuit Minimization. It is often uneconomical to realize a logic directly from the first logic expression that pops into your head. Canonical sum and.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 2 – Combinational Logic Circuits Part 2.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 2 – Combinational Logic Circuits Part 2.
Gate-Level Minimization
Gate-level Minimization
D IGITAL L OGIC D ESIGN I G ATE -L EVEL M INIMIZATION.
卡諾圖 卡諾圖是化簡布林表示式的方法。 目的是減少數位系統中邏輯閘數目。 Gate-level minimization.
Computer Engineering (Logic Circuits) (Karnaugh Map)
Chapter3: Gate-Level Minimization Part 1 Origionally By Reham S. Al-Majed Imam Muhammad Bin Saud University.
CHAPTER 3: PRINCIPLES OF COMBINATIONAL LOGIC
A.Abhari CPS2131 Chapter 3: Gate-Level Minimization Topics in this Chapter: The Map Method Two-Variable Map Three- Variable Map Four/Five variable Map.
Unit 1 Minimization Techniques and Logic Gates. Introduction to Digital Systems Analog devices and systems process time-varying signals that can take.
Ahmad Almulhem, KFUPM 2010 COE 202: Digital Logic Design Combinational Logic Part 3 Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:
February 2, 2004CS 2311 Karnaugh maps Last time we saw applications of Boolean logic to circuit design. – The basic Boolean operations are AND, OR and.
Gate-Level Minimization Gate-Level Minimization. Outline 3.1 Introduction 3.2 The map method 3.3 Four-variable map 3.4 Five-variable map 3.5 Product of.
Karnaugh Maps (K-Maps)
CS231 Boolean Algebra1 Summary so far So far: – A bunch of Boolean algebra trickery for simplifying expressions and circuits – The algebra guarantees us.
CS151 Introduction to Digital Design Chapter Map Simplification.
Karnaugh Maps (K-Maps)
Karnaugh Map and Circuit Design.
BOOLEAN ALGEBRA AND LOGIC SIMPLIFICATION
Karnaugh Maps (K-Map) A K-Map is a graphical representation of a logic function’s truth table.
ECE/CS 352 Digital System Fundamentals1 ECE/CS 352 Digital Systems Fundamentals Spring 2001 Chapter 2 – Part 5 Tom Kaminski & Charles R. Kime.
Karnaugh Map (K-Map) By Dr. M. Khamis Mrs. Dua’a Al Sinari.
Digital Logic (Karnaugh Map). Karnaugh Maps Karnaugh maps (K-maps) are graphical representations of boolean functions. One map cell corresponds to a row.
Karnaugh Maps (K maps).
School of Computer and Communication Engineering, UniMAP DKT 122/3 - DIGITAL SYSTEM I Chapter 4A:Boolean Algebra and Logic Simplification) Mohd ridzuan.
Fuw-Yi Yang1 數位系統 Digital Systems Department of Computer Science and Information Engineering, Chaoyang University of Technology 朝陽科技大學資工系 Speaker: Fuw-Yi.
CHAPTER 3 Simplification of Boolean Functions
Logic Gates and Boolean Algebra
Gate-Level Minimization
Karnaugh Maps (K-Maps)
Digital Logic & Design Dr. Waseem Ikram Lecture 13.
CHAPTER 5 KARNAUGH MAPS 5.1 Minimum Forms of Switching Functions
Digital Logic Design I Gate-Level Minimization
Chapter 3 Gate-level Minimization.
MINTERMS and MAXTERMS Week 3
The Map Method Truth table of fn is unique but fn can be in many different algebraic forms Simplification by using boolean algebra is often difficult because.
Overview Part 2 – Circuit Optimization
Circuit Simplification and
Computer Architecture
Presentation transcript:

Gate-level Minimization Although truth tables representation of a function is unique, it can be expressed algebraically in different forms The procedure of simplifying Boolean expressions (in 2-4) is difficult since it lacks specific rules to predict the successive steps in the simplification process. Alternative: Karnaugh Map (K-map) Method. Straight forward procedure for minimizing Boolean Function Fact: Any function can be expressed as sum of minterms K-map method can be seen as a pictorial form of the truth table. y y x m0 m1 m2 m3 x Two-variable map

Two-variable K-MAP y y x x y y y y x x x x

Two-variable K-MAP y y y y x x x x The three squares can be determined from the intersection of variable x in the second row and variable y in the second column.

Three-Variable K-Map Any two adjacent squares differ by only one variable. M5 is row 1 column 01.  101= xy’z=m5 Since adjacent squares differ by one variable (1 primed, 1 unprimed) From the postulates of Boolean algebra, the sum of two minterms in adjacent squares can be simplified to a simple AND For example m5+m7=xy’z+xyz=xz(y’+y)=xz

Three-Variable K-Map Example 1

Three-Variable K-Map Example 2 Simplify: m0 m1 m3 m2 m4 m5 m7 m6

Three-Variable K-Map Example 3 Simplify: m0 m1 m3 m2 m4 m5 m7 m6

Three-Variable K-Map Example 3 Simplify: m0 m1 m3 m2 m4 m5 m7 m6

Three-Variable K-Map Example 4 Given: (a) Express F in sum of minterms. (b) Find the minimal sum of products using K-Map (a)

Three-Variable K-Map Example 4 (continued) m0 m1 m3 m2 m4 m5 m7 m6

Three-variable K-Map: Observations One square represents one minterm  a term of 3 literals Two adjacent squares  a term of 2 literals Four adjacent squares  a term of 1 literal Eight adjacent squares  the function equals to 1

Four-Variable K-Map

Four-Variable K-Map Example 5 Simplify F(w,x,y,z) = S(0,1,2,4,5,6,8,9,12,13,14) 1

Four-Variable K-Map Example 6 Simplify F(A,B,C,D) = Represented by 0001 or 0000

Prime Implicants Need to ensure that all Minterms of function are covered But avoid any redundant terms whose minterms are already covered Prime Implicant is product Term obtained by combining maximum possible number of adjacent squares If a minterm in a square is covered by only prime implicant then ESSENTIAL PRIME IMPLICANT Essential prime implicant BD and B’D’ Non Essential prime implicant CD, B’C, AD and AB’

Four-variable K-Map: Observations One square represents one minterm  a term of 4 literals Two adjacent squares  a term of 3 literals Four adjacent squares  a term of 2 literal Eight adjacent squares  a term of 1 literal sixteen adjacent squares  the function equals to 1

SUM of PRODUCT and PRODUCT OF SUM Simplify the following Boolean function in: (a) sum of products (b) product of sums Combining the one’s: (a) Combining the zero’s: Taking the the complement: (b)

SOP and POS gate implementation SUM OF PRODUCT (SOP) PRODUCT OF SUM (POS)

Implementation of Boolean Functions Draw the logic diagram for the following function: F = (a.b)+(b.c) a b F c

Implement a circuit using OR and Inverter Gates only 2 Level More than two level SOP POS Implement a circuit using OR and Inverter Gates only Implement a circuit using AND and Inverter Gates only Implement a circuit using NAND Gates only Implement a circuit using NOR Gates only

NAND IMPLEMENTATION

F=AB+CD TWO LEVEL IMPLEMENT-ATION F=[(AB)’.(CD)’]’=AB+CD

F(X,Y,Z)=(1,2,3,4,5,7) SUM OF PRODUCT

CHAPTER 4 COVERT AND TO NAND WITH AND INVER. CONVERT OR TO NAND WITH INVERT OR. SINGLE BUBBLE WITH INVERTER

SIMPLIFICATION WITH TABULATION METHOD DO IT ON BOARD