Torch electronics test environment MCP readout update.

Slides:

Advertisements

Similar presentations

Optimal Bus Sequencing for Escape Routing in Dense PCBs H.Kong, T.Yan, M.D.F.Wong and M.M.Ozdal Department of ECE, University of Illinois at U-C ICCAD.

Advertisements

Muon EDR: Chamber design M2/3 R1/2 16/04/20031T.Schneider/LHCb Muon EDR 1.General description - AW read out -Cathode pad read out -HV supply 2.Details.

L. Greiner 1HFT PXL LBNL F2F – March 14, 2012 STAR HFT The STAR-PXL sensor and electronics Progress report for F2F.

TRAMEC SMART BOX. Connectors Evolved From 4-Pin to the SAE J560 7-Pin Connectors Evolved From 4-Pin to the SAE J560 7-Pin.

I.Tsurin Liverpool University 08/04/2014Page 1 ATLAS Upgrade Week 2014, Freiburg, April 7-11 I.Tsurin, P.Allport, G.Casse, R.Bates, C. Buttar, Val O'Shea,

Building a Computer Kate Chapin Capstone Project.

Printed Circuit Board Design

Building a Typical Electronic Project in Senior Design Peter Wihl (former Guest Lecturer)

Mauro Raggi Status report on the new charged hodoscope for P326 Mauro Raggi for the HODO working group Perugia – Firenze 07/09/2005.

1 Design of the Front End Readout Board for TORCH Detector 10, June 2010.

The World Leader in High-Performance Signal Processing Solutions Surface-Mount IC Prototyping Boards James Bryant European Applications Manager.

VELO upgrade electronics – HYBRIDS Tony Smith University of Liverpool.

Hardware specifications. Hard drive The hard drive is what stores all your data. It houses the hard disk, where all your files and folders are physically.

Various Topics Related to FEB Liang Han, Ge Jin University of Science and Technology of China Dec.21,2013.

IPD Technical Conference February 19 th 2008 Cable Disk Inspection.

Leo Greiner IPHC testing Sensor and infrastructure testing at LBL. Capabilities and Plan.

TE-MPE-EP, VF, 11-Oct-2012 Update on the DQLPU type A design and general progress. TE-MPE Technical Meeting.

Group 3 Agaalofa Filimino Harota Fruean Rubysina Maea.

Tray Factory Considerations Jean-Francois Genat UC LAPD Collaboration Meeting, June th 2010, Argonne. 1.

Saverio Minutoli INFN Genova 1 1 T1 Electronic status Electronics Cards involved: Anode Front End Card Cathode Front End Card Read-Out Control card VFAT.

FEE Electronics progress Mezzanine manufacture progress FEE64 testing and VHDL progress Test mezzanine. Trial mechanical assembly 10th November 2009.

AGATA Pre-processing team report AGATA Week, July 2008.

AIDA FEE64 development report August 2010 Progress after Texas CAD work Manufacturing 25th August

CM26 March 2010Slide 1 EMR Status o Intro o Construction o Magnetic shielding o Electronics o Prototype Cosmics test o Schedule Jean-Sebastien Graulich,

CMS ECAL End Cap Meeting CERN 19 June to 23 June 2000 A.B.Lodge - RAL 1 ECAL End Cap High Voltage Cards and 2000 Electrical/Thermal Model. Progress on.

HBD FEM Overall block diagram Individual building blocks Outlook ¼ detector build.

Hall D Online Meeting 28 March 2008 Fast Electronics R. Chris Cuevas Group Leader Jefferson Lab Experimental Nuclear Physics Division System Engineering.

VARAN Bus Presentation 1 / 27 The VARAN BUS.

CMS ECAL End Cap Meeting CERN 18 Oct to 22 Oct ECAL End Cap High Voltage and Fibre Optic Monitoring Systems Progress. Progress on High Voltage and.

Status report on the development of a readout system based on the SALTRO-16 chip Leif Jönsson Lund University LCTPC Collaboration Meeting

FEE Electronics progress PCB layout progress VHDL progress in TBU Prototype fixtures FEE64 commissioning A few of the remaining tasks 16th July 2009.

Acquisition Crate Design BI Technical Board 26 August 2011 Beam Loss Monitoring Section William Vigano’ 26 August

ERC - Elementary Readout Cell Miguel Ferreira 18 th April 2012

PSD upgrade: concept and plans - Why the PSD upgrade is necessary? - Concept and status of the PSD temperature control - Concept of the PSD analog part.

Specifications Asic description Constraints Interface with PDM board Schedule Summary.

1 Calorimeter electronics Upgrade Outcome of the meeting that took place at LAL on March 9th, 2009 Calorimeter Upgrade Meeting Barcelona March 10th-11st,

AIDA FEE64 production report January 2011 Manufacturing Power Supply FEE64 revision A “3 hour test” 19th January

Peter LICHARD CERN (NA62)1 NA62 Straw tracker electronics Study of different readout schemes Readout electronics frontend backend Plans.

FEE Electronics progress Mezzanine layout progress FEE64 progress FEE64 initial testing Test mezzanine. A few of the remaining tasks 2nd October 2009.

Computer parts Kara Ross. Mother board A motherboard (sometimes alternatively known as the mainboard, system board, planar board or logic board[1]) is.

TEL62 update Franco Spinella INFN-Pisa 28/3/2012 CERN- TDAQ WG.

Single Board Controller Comments Roger Smith Caltech

9/12/2003Ivan Hruska1 First box prototype –Box design in July ‘03 –Box produced during August ’03 Tested last week in few fingers Small changes necessary.

Status of the PSD upgrade - Status of the PSD cooling and temperature stabilization system - MAPD gain monitoring system - PSD readout upgrade F.Guber,

7 october 20111T. Schneider Test bench for digital sensor New Philips Digital Light Sensor Outer dimensions 32.6*32.6mm 2 8*8 pixel array Pixel pitch 4*4mm.

Notes on visit to Rome 28/04/2014 Christian Joram Szymon Kulis Samir Arfaoui.

FEE Electronics progress PCB layout progress VHDL progress in TBU Prototype fixture for software 9th June 2009.

Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.

Year 8 Fuse Tester Design & Technology PCB Information Fixed value resistors 470R = Yellow, Purple, Brown This component is soldered directly onto the.

1 FANGS for BEAST J. Dingfelder, A. Eyring, Laura Mari, C. Marinas, D. Pohl University of Bonn

PCB Assembly. INTRODUCTION  PCB abbreviation is a printed circuit board,also known as a printed wiring board.  For electronics PCB is used to build.

Specifications Asic description Constraints Interface with PDM board Planning Summary.

ATLAS Internal ID Service Integration

Development of T3Maps adapter boards

Test beam straw prototype production status

TORCH electronics 10 June 2010 Johan Fopma, University of Oxford

Baby-MIND Modules & Services

Markus Friedl (HEPHY Vienna)

- STT LAYOUT - SECTOR F SECTOR A SECTOR B SECTOR E SECTOR D SECTOR C

SUMMARY OF THE ORSAY LD-TPC ELECTRONICS MEETING

Some proposals on HV circuits realization for segmented straw detector

FEE Electronics progress

Motherboard and its component What is Motherboard? Location Function.

DEVELOPMENT OF A TOF-PET PROSTATE PROBE READOUT SYSTEM

Reader Swap out Guide.

How to build a computer.

Command and Data Handling

SALTRO16 activities in Lund

ECE 4006-B GIGABIT ETHERNET GROUP #7 Update Presentation #10

Presentation transcript:

Torch electronics test environment MCP readout update

Torch MCP Readout Prototype. Mechanical packaging and PCB design. Three PCB flavours Stacked in a box type assembly. This is held together by two machined aluminium side plates (not currently shown in GA drawing) which contain slots for the readout cards to run in. MCP Motherboard provides Anode connectors and HV components Readout cards contain MCP anode/NINO amplifier circuits, HPTDC and FPGA devices and Ethernet transceiver hardware/connector. Clock/PSU board provides conditioned power plus synchronised global clock, and trigger signals to readout cards.

General assembly drawing

Packaging Issues Ethernet connecters are very bulky and snag vertically with adjacent readout cards in stack. This is because the anode connector pitch is set by the pitch between the MCP anode pins. One solution shown in general assembly drawing is to provide ‘either side mounting’ of Ethernet and anode connectors so all other components remain topside The second solution inverts the top and third card wholesale and handles the reverse order of the anode readout for the inverted cards in the FPGA by hardware selector link. The third solution is to take the Ethernet hardware off the readout cards and onto a daughterboard which plugs into the readout cards using compact high speed connectors.

MCP motherboard Requires some final positioning to HV ladder and connector Also requires an aperture for the MCP HV wires to exit through. Will finalise the above and have the PCB made when the actual MCP device arrives and we can check our design against the real thing.

Readout cards Under construction. Connector, NINO and HPTDC footprints made. NINO slow control/biasing circuits being designed and laid out (many thanks for guidance and assistance from ALICE group members and Ken Wylie). Rui Gao will discuss the digital area of the readout card separately.

Conclusions Have real progress on packaging and PCB design, but plenty more work to do. We have experienced some delays through selection and procurement of specialist components. Cannot start spending money on PCBs until designs are finalised. Production phase will be triggered when we can inspect our MCP and confirm the fit and function of the MCP motherboard. Packaging issues give an idea of the problems to be solved re. fitment of the 8*128 pixel MCPs and electronics to Torch prism faces in the real system.