Lecture 7 Frequency Response.

Slides:



Advertisements
Similar presentations
FET Small-Signal Analysis
Advertisements

Solid-State Devices & Circuits
Noise.
Operational Amplifiers
Matthew Ladew Philip Hart Jenniffer Estrada. Pmos transistors MP1 and MP2 ensure identical biasing drain currents for MND1 and MND2 Active load- behaving.
Differential Amplifiers
Feedback Section 8.1. Topics General Feedback Examples of Feedback Circuits – Bandwidth Extension – Gain Sensitivity – Input and Output Impedance Types.
DIFFERENTIAL AMPLIFIERS. DIFFERENTIAL AMPLIFIER 1.VERY HIGH INPUT IMPEDENCE 2.VERY HIGH BANDWIDTH 3.DIFFERENTIAL INPUT 4.DC DIFFERENTIAL INPUT ACCEPTED.
Lecture 21 REMINDERS OUTLINE Frequency Response Reading: Chapter 11
Lecture 20 ANNOUNCEMENTS OUTLINE Review of MOSFET Amplifiers
Frequency response I As the frequency of the processed signals increases, the effects of parasitic capacitance in (BJT/MOS) transistors start to manifest.
ECES 352 Winter 2007Ch. 7 Frequency Response Part 41 Emitter-Follower (EF) Amplifier *DC biasing ● Calculate I C, I B, V CE ● Determine related small signal.
Single Stage IC Amplifiers
Ref:080114HKNOperational Amplifier1 Lecture 1 Op-Amp Introduction of Operation Amplifier (Op- Amp) Analysis of ideal Op-Amp applications Comparison of.
Fig. 7.1 Bode plot for the typical magnitude term. The curve shown applies for the case of a zero. For a pole, the high-frequency asymptote should be drawn.
Differential and Multistage Amplifiers
Lecture 20: Frequency Response: Miller Effect
BJT Differential Pair Transistors Q1, Q2 are matched
Lecture 19 ANNOUNCEMENTS OUTLINE Common-gate stage Source follower
EE105 Fall 2007Lecture 19, Slide 1Prof. Liu, UC Berkeley Lecture 19 OUTLINE Common-gate stage Source follower Reading: Chapter
Department of EECS University of California, Berkeley EECS 105 Fall 2003, Lecture 19 Lecture 19: Frequency Response Prof. Niknejad.
EE105 Fall 2007Lecture 14, Slide 1Prof. Liu, UC Berkeley Lecture 14 OUTLINE Frequency Response (cont’d) – CE stage (final comments) – CB stage – Emitter.
Fig. 6.2 Different modes of operation of the differential pair: (a) The differential pair with a common-mode input signal vCM. (b) The differential.
Microelectronic circuits by Meiling CHEN 1 Lecture 13 MOSFET Differential Amplifiers.
Operational Amplifiers
Single-Stage Integrated- Circuit Amplifiers
Lecture 24 ANNOUNCEMENTS OUTLINE
Topics & Important Concepts ELEC 312 (W11-12). 1. Semiconductor devices 2. I-V equations 3. DC analysis, DC design 4. AC equivalent circuits 5. AC analysis.
Current Mirror.
Lecture 27 Review Phasor voltage-current relations for circuit elements Impedance and admittance Steady-state sinusoidal analysis Examples Related educational.
1 Complex Gain: Basic amplifier concepts Q: What is a Phasor? A Phasor is an ac voltage or current that maintains the same phase with respect to a standard.
Comparison of Amplifier Configurations
Frequency Response of Amplifier
The College of New Jersey (TCNJ) – ELC251 Electronics I Based on Textbook: Microelectronic Circuits by Adel S. Sedra.
Instrumentation for Scientists
Unit II BJT Amplifiers.
Differential Amplifiers.  What is a Differential Amplifier ? Some Definitions and Symbols  Differential-mode input voltage, v ID, is the voltage difference.
Lecture 1 Op-Amp Introduction of Operation Amplifier (Op- Amp) Analysis of ideal Op-Amp applications Comparison of ideal and non-ideal Op-Amp Non-ideal.
Microelectronic Circuits, Sixth Edition Sedra/Smith Copyright © 2010 by Oxford University Press, Inc. C H A P T E R 02 Operational Amplifiers.
Microelectronic Circuits, Sixth Edition Sedra/Smith Copyright © 2010 by Oxford University Press, Inc. C H A P T E R 9 Frequency Response.
FREQUENCY ANALYSIS Determining capacitance and resistance for pole and zero.
Operational Amplifiers
ECE 342 – Jose Schutt-Aine 1 ECE 342 Solid-State Devices & Circuits 16. Active Loads Jose E. Schutt-Aine Electrical & Computer Engineering University of.
Microelectronic Circuits, Sixth Edition Sedra/Smith Copyright © 2010 by Oxford University Press, Inc. Figure 9.23 The CS circuit at s = s Z. The output.
Solid-State Devices & Circuits 17. Differential Amplifiers
Single-Stage Integrated- Circuit Amplifiers. IC Biasing The Basic MOSFET Current Source SATURATION.
Ref:080114HKNOperational Amplifier1 Op-Amp Properties (1)Infinite Open Loop gain -The gain without feedback -Equal to differential gain -Zero common-mode.
Small Signal – Low Frequency Transistor amplifier Circuits UNIT-IV.
Operational Amplifier
Chapter 8: FET Amplifiers
Frequency response I As the frequency of the processed signals increases, the effects of parasitic capacitance in (BJT/MOS) transistors start to manifest.
Recall Lecture 17 MOSFET DC Analysis
COMMON-GATE AMPLIFIER
Recall Last Lecture Introduction to BJT Amplifier
FET Amplifiers.
Recall Lecture 14 Introduction to BJT Amplifier
Islamic University of Gaza
Recall Lecture 17 MOSFET DC Analysis
Last time Reviewed 4 devices in CMOS Transistors: main device
Basic Amplifiers and Differential Amplifier
HKN ECE 342 Review Session 2 Anthony Li Milan Shah.
Lecture 21 REMINDERS OUTLINE Frequency Response Reading: Chapter 11
Recall Last Lecture Introduction to BJT Amplifier
A MOSFET Opamp with an N-MOS Dfferential Pair
Chapter 8: FET Amplifiers
Lecture 13 ANNOUNCEMENTS OUTLINE
Lecture 24 ANNOUNCEMENTS OUTLINE
Recall Last Lecture Introduction to BJT Amplifier
Analysis of Single Stage Amplifiers
Frequency response I As the frequency of the processed signals increases, the effects of parasitic capacitance in (BJT/MOS) transistors start to manifest.
Presentation transcript:

Lecture 7 Frequency Response

Review of CS, CG and CD Amplifier

Voltage Gain of a CS Amplifier Interpretation: The resistance at the drain Divided by the resistance in the source path

Voltage Gain of a CD Amplifier

Voltage Gain of a CG Amplifier If RS=0 and channel length modulation is ignored, Av is

Resistance into the Drain Terminal

Resistance into the Source Terminal

Miller Effect

Miller’s Theorem

Typical Application of Miller’s Theorem Miller’s theorem is useful when Z appears in parallel with the main signal (i.e. the amplifier)

Limitation of Miller’s Theorem Limitations: Interaction of poles through R3 and C3.

Association of Poles with Nodes Each pole is determined by the product of Total capacitance seen from each node to ground Total resistance seen at the node to ground “Each node in the circuit contributes one pole to the transfer function”

Common-Gate Example

CS Stage Output Impedance Input Impedance “Nodal Method” Miller Approximation “Zx” method Equivalent Circuit Analysis KCL Dominant pole

High Frequency Model of CS Stage

CS Trade-Off L(um) W(um) GDS (uS) CDB (fF) CGD(fF) CGS(fF) 2 5.78 3.613 5.19 1.84 98.16 800n 2.56 3.79 0.915 0.803 17.3 180n 0.86 5.72 0.056 0.273 1.20 120n 0.64 9.55 0.029 0.201 0.55 For Same IOUT, L↓→W↓→GDS↑(Ro↓) →CDS ↓ Specs: AV=10 Vo,cm=0.6V I(M1)=10 uA gm=AV/RD Gmoverid_1=16.67 Trade-offs in GDS and parasitic capacitance.

CS Trade-Off AV I (uA) L(um) W(um) GDS (uS) CDB (fF) CGD(fF) CGS(fF) 10 2 5.78 3.613 5.19 1.84 98.16 15 32.5 5.33 27.5 10.4 517.8 20 668.2 6.66 319.6 239.8 6,041.1 For Same IOUT, L↓→W↓→GDS↑(Ro↓) →CDS ↓ Specs: Vo,cm=0.6V gm=AV/RD Difficult to achieve high gain and high speed at the same time!

Output Impedance Only Valid if Rs is large!

Input Impedance High frequency approximation Exclude CGS (First order model)

Input Impedance (KCL) High frequency approximation Exclude CGS (In parallel with CGS)

“Nodal Method”(Miller Approximation) It is important to identify the high impedance node! Numerical example: RS=50 Ohms L=2.0 um AV=15 fin=4.65 GHz fout=69.9 MHz 16(10.40fF) 517.8 fF CDB=27.51 fF, RD=60 KOhm

Transfer Function

“Nodal Method”(Refined Miller Approximation) (If RS is large!) (Capacitive) (Resistive)

Equivalent Circuit Analysis

Comparison to Miller Approximation

Dominant Pole Approximation

Transmission Zero Finding a transmission zero in effective Gm.

Source Follower (Strong interaction between XY, making it difficult to associate each pole with each node)

Source Follower

Transmission Zero 𝜔𝑧=−𝑔𝑚/(𝐶𝑔𝑠+𝐶𝑔𝑑)

Input Impedance

Analysis of Input Impedance Miller Approximation: Av: (Negative Resistance) Can be used to oscillators.

Output Impedance

Equivalent Output Impedance

Issues

Common Gate

Cascode (Gain from A to X)

DC Input Resistance Will a large Rin increase the miller effect of CS dramatically?

Input Resistance of Common Gate Note that ZL is not infinity if RD is replaced by a current source because ZL is in parallel with CD.

Differential Pair (Differential Mode) (Differential Half Circuit)

Differential Pair (Common-Mode) W3 is made as large as possible to minimize VDSAT.

Consequence of Limited CMRR

Differential Pair with High Impedance Load AC Ground (Dominant Pole)

Differential Pair Example GM=166.19 uS GDS=1.3552 uS RD=90 Kohm

AC analysis

Use the Waveform Calculator Add voltages to the calculator Press Eval before you plot

Plot in Magnitude/dB

Transfer Function 3dB Bandwidth: 317.629 MHz

Differential Pair with Current Mirror

Small Signal Equivalent Model (Transmission Zero)

Differential Pair with Current Mirror (Slow Path) (Fast Path)