VLSI Communication SystemsRecap VLSI Communication Systems RECAP.

Slides:



Advertisements
Similar presentations
Programmable FIR Filter Design
Advertisements

ADSP Lecture2 - Unfolding VLSI Signal Processing Lecture 2 Unfolding Transformation.
DSP-CIS Chapter-5: Filter Realization
ECE 667 Synthesis and Verification of Digital Circuits
1 ECE734 VLSI Arrays for Digital Signal Processing Chapter 3 Parallel and Pipelined Processing.
VADA Lab.SungKyunKwan Univ. 1 L3: Lower Power Design Overview (2) 성균관대학교 조 준 동 교수
Chapter 4 Retiming.
Lab 4.
EE359 – Lecture 16 Outline Announcements: HW due Thurs., last HW will be posted Thurs., due 12/4 (no late HWs) Friday makeup lecture 9:30-10:45 in Gates.
Submission May, 2000 Doc: IEEE / 086 Steven Gray, Nokia Slide Brief Overview of Information Theory and Channel Coding Steven D. Gray 1.
DFT Filter Banks Steven Liddell Prof. Justin Jonas.
Behavioral Design Outline –Design Specification –Behavioral Design –Behavioral Specification –Hardware Description Languages –Behavioral Simulation –Behavioral.
Communication Systems Simulation - II Harri Saarnisaari Part of Simulations and Tools for Telecommunication Course.
VLSI DSP 2008Y.T. Hwang3-1 Chapter 3 Algorithm Representation & Iteration Bound.
Vector Multiplication & Color Convolution Team Members Vinay Chinta Sreenivas Patil EECC VLSI Design Projects Dr. Ken Hsu.
T Digital Signal Processing and Filtering
CS3350B Computer Architecture Winter 2015 Lecture 5.2: State Circuits: Circuits that Remember Marc Moreno Maza [Adapted.
Improvements in throughput in n The design goal of the n is “HT” for High Throughput. The throughput is high indeed: up to 600 Mbps in raw.
Software Defined Radio
By Asst.Prof.Dr.Thamer M.Jamel Department of Electrical Engineering University of Technology Baghdad – Iraq.
1 EE 587 SoC Design & Test Partha Pande School of EECS Washington State University
1 University of Canberra Advanced Communications Topics Television Broadcasting into the Digital Era by: Neil Pickford Lecture 5 DTTB Transmission Error.
Software Defined Radio 長庚電機通訊組 碩一 張晉銓 指導教授 : 黃文傑博士.
Tinoosh Mohsenin and Bevan M. Baas VLSI Computation Lab, ECE Department University of California, Davis Split-Row: A Reduced Complexity, High Throughput.
High Performance Scalable Base-4 Fast Fourier Transform Mapping Greg Nash Centar 2003 High Performance Embedded Computing Workshop
EE359 – Lecture 18 Outline Review of Last Lecture Multicarrier Modulation Overlapping Substreams OFDM FFT Implementation OFDM Design Issues.
ELEC692/04 course_des 1 ELEC 692 Special Topic VLSI Signal Processing Architecture Fall 2004 Chi-ying Tsui Department of Electrical and Electronic Engineering.
TI DSPS FEST 1999 Implementation of Channel Estimation and Multiuser Detection Algorithms for W-CDMA on Digital Signal Processors Sridhar Rajagopal Gang.
J. Greg Nash ICNC 2014 High-Throughput Programmable Systolic Array FFT Architecture and FPGA Implementations J. Greg.
Distributed computing using Projective Geometry: Decoding of Error correcting codes Nachiket Gajare, Hrishikesh Sharma and Prof. Sachin Patkar IIT Bombay.
RICE UNIVERSITY “Joint” architecture & algorithm designs for baseband signal processing Sridhar Rajagopal and Joseph R. Cavallaro Rice Center for Multimedia.
Introduction of Low Density Parity Check Codes Mong-kai Ku.
TI Cellular Mobile Communication Systems Lecture 4 Engr. Shahryar Saleem Assistant Professor Department of Telecom Engineering University of Engineering.
Outline Transmitters (Chapters 3 and 4, Source Coding and Modulation) (week 1 and 2) Receivers (Chapter 5) (week 3 and 4) Received Signal Synchronization.
Philips Research r0-WNG 1 / 23 IEEE session Hawaii November 2002 Alexei Gorokhov, Paul Mattheijssen, Manel Collados, Bertrand Vandewiele,
CELLULAR COMMUNICATIONS MIDTERM REVIEW. Representing Oscillations   w is angular frequency    Need two variables to represent a state  Use a single.
ELEC692 VLSI Signal Processing Architecture Lecture 3
Implementing algorithms for advanced communication systems -- My bag of tricks Sridhar Rajagopal Electrical and Computer Engineering This work is supported.
L12 : Lower Power High Level Synthesis(3) 성균관대학교 조 준 동 교수
OFDM Based WLAN System Song Ziqi Zhang Zhuo.
Equalization Techniques By: Mohamed Osman Ahmed Mahgoub.
Dan Ernst – ISCA-30 – 6/10/03 Advanced Computer Architecture Lab The University of Michigan Cyclone: A Low-Complexity Broadcast-Free Dynamic Instruction.
Minufiya University Faculty of Electronic Engineering Dep. of Electronic and Communication Eng. 4’th Year Information Theory and Coding Lecture on: Performance.
FEC Linear Block Coding
Equalization Techniques By: Nader Mohammed Abdelaziz.
Copyright ©2010, ©1999, ©1989 by Pearson Education, Inc. All rights reserved. Discrete-Time Signal Processing, Third Edition Alan V. Oppenheim Ronald W.
Chapter 6 Discrete-Time System. 2/90  Operation of discrete time system 1. Discrete time system where and are multiplier D is delay element Fig. 6-1.
Data and Computer Communications Tenth Edition by William Stallings Data and Computer Communications, Tenth Edition by William Stallings, (c) Pearson Education.
EE141 Arithmetic Circuits 1 Chapter 14 Arithmetic Circuits Rev /12/2003 Rev /05/2003.
An FFT for Wireless Protocols Dr. J. Greg Nash Centar ( HAWAI'I INTERNATIONAL CONFERENCE ON SYSTEM SCIENCES Mobile.
L9 : Low Power DSP Jun-Dong Cho SungKyunKwan Univ. Dept. of ECE, Vada Lab.
EE359 – Lecture 17 Outline Review of Last Lecture MIMO Decision-Feedback Receivers MIMO Sphere Decoders Other MIMO Design Issues Introduction to ISI Countermeasures.
VLSI SP Course 2001 台大電機吳安宇 1 Why Systolic Architecture ? H. T. Kung Carnegie-Mellon University.
EE141 Arithmetic Circuits 1 Chapter 14 Arithmetic Circuits Rev /12/2003.
1 VLSI Algorithm & Computing Structures Chapter 1. Introduction to DSP Systems Younglok Kim Dept. of Electrical Engineering Sogang University Spring 2007.
EE359 – Lecture 16 Outline ISI Countermeasures Multicarrier Modulation
Lattice Struture.
Pipelining and Retiming 1
Optimal Receivers in Multipath: Single-Carrier and OFDM
By: Mohammadreza Meidnai Urmia university, Urmia, Iran Fall 2014
102-1 Under-Graduate Project Techniques in VLSI design
Yinsheng Liu, Beijing Jiaotong University, China
Outline Transmitters (Chapters 3 and 4, Source Coding and Modulation) (week 1 and 2) Receivers (Chapter 5) (week 3 and 4) Received Signal Synchronization.
Centar ( Global Signal Processing Expo
101-1 Under-Graduate Project Techniques in VLSI design
Multiplier-less Multiplication by Constants
Chapter 6 Discrete-Time System
EE359 – Lecture 17 Outline Announcements Review of Last Lecture
Fixed-point Analysis of Digital Filters
Speaker: Chris Chen Advisor: Prof. An-Yeu Wu Date: 2014/10/28
Presentation transcript:

VLSI Communication SystemsRecap VLSI Communication Systems RECAP

VLSI Communication SystemsRecap CMOS  Digital CMOS – MOS circuits: qualitative, quantitative – Gates, flops – Datapath – Memories – Scaling  Analog CMOS – Number of basic elements Diff amp, data converters, multipliers, LNA – Compensate for poor quality process

VLSI Communication SystemsRecap Comm Theory  Channel  Finite bandwidth  Multipath  Doppler  Attenuation  Sharing  Modulation  Multiply carrier(s)  BFSK, BPSK, QPSK, OFDM, Spread spectrum  Shaping, equalization\

VLSI Communication SystemsRecap Filtering  Spec: pass/stop band, ripple – Many benefits to digital filtering – Can be implemented in many ways  FFT – Replaces direct convolution – Various interpretations, best is PVR view – Not competitive for most wireless applications  Cordic – Compute sin/cos with very little hardware

VLSI Communication SystemsRecap DFGs  Data Flow Graph – Represents any “statically schedulable” computation – More than just multiply, add, delay elements LDPC, FFT, sorting arrays, dep checks, etc. Even some dynamic computations Iteration bound

VLSI Communication SystemsRecap Generic Optimizations  Pipelining – Tradeoff latency for clock speed  Retiming – Move flops to even out path delays  Unfolding – Parallize to meet IB  Folding – Map a DFG with 1000s of nodes to hardware with 10s of execution units

VLSI Communication SystemsRecap IIR filters  Allowing feedback can lead to huge reductions in hardware complexity – Poles can boost frequencies, zeroes can only attenuate them – Essential when doing adaptive filtering  Many problems – Pipelining is harder – Numerical issues: stability, limit cycles, etc.  Various optimizations – Some to meet IB, some to surpass it – Understanding z-domain critical

VLSI Communication SystemsRecap Numeric Strength Reduction  Share hardware across different computations – MCM – Ax – Exponentiation – MIMO  General algorithm for sub-expression sharing – Look for terms common to two separate computations

VLSI Communication SystemsRecap Numerical Issues  Coefficient quantization – Use 2 nd order stages  Compute the effects of over/underflow, truncation – Analytical approach: state space equations – Simulations  Use better architectures – Lattice filters

VLSI Communication SystemsRecap ECC  Core idea – Add redundancy to recover from errors – FEC vs ARQ  Various schemes – Two basic classes: block, convolutional – Differ in terms of number of errors they can recover from, implementation cost  Shannon limit  Linear Block Codes – G, H matrices – Simple decoding: bit flipping, works well when H is sparse

VLSI Communication SystemsRecap What we left out  Analog/RF, antenna issues – Better left to specialized classes  Comm theory: error probabilities, detailed channel models, timing recovery – Often simulation is more accurate  VLSI Signal Processing – Systolic arrays – Fast convolution, algorithmic strength reduction – Bit level arithmetic, redundant arithmetic – Wave pipelining – Low power design – DSPs