1 Installation Review 2005-10-25Stefan Grünendahl CTT Installation Plan Current status General plan Power supplies + permits Basic installation + checking.

Slides:



Advertisements
Similar presentations
Hardware Integration of the Prototype Wes Grammer NRAO September 24-26, 2012EOVSA Prototype Review1.
Advertisements

L. Greiner 1HFT PXL LBNL F2F – March 14, 2012 STAR HFT The STAR-PXL sensor and electronics Progress report for F2F.
HPS MPS OVERVIEW Dan Sexton & the Safety Systems Group JLAB 1.
ESODAC Study for a new ESO Detector Array Controller.
Presents The Silver Family An Integrated Approach to Processors, Data Communication and Head End Integration.
1 Level1 Central Track Trigger Physics Justification Proposed Implementation Costs and Schedule Meenakshi Narain Boston University / Dzero Collaboration.
1 DØ trigger system 3 levels L1 deadtimeless L1 deadtimeless L2 100  s L2 100  s L3 farm, 50 Hz L3 farm, 50 Hz Brown involvement L2 STT L2 STT L1CTT.
Hall C’s HMS PLC Controls by Steven Lassiter. What Constituents a PLC System PLC (processors) Programming. I/O modules. Field Device Signals (sometimes.
A* candidate for the power supply Wiener MPOD-LV crate w/ remote control only (except for local on/off switch) Type “EC LV” Front or rear connections (reverse.
13 January All Experimenters’ MeetingAlan L. Stone - Louisiana Tech University1 Data Taking Statistics Week of 2003 January 6-12 We had to sacrifice.
MICE CM26 March '10Jean-Sebastien GraulichSlide 1 Detector DAQ Issues o Achievements Since CM25 o DAQ System Upgrade o Luminosity Monitors o Sequels of.
Low Voltage Power Requirement of TOF FEEs. Maximum tray. Low Noise:  Periodic and Random Distortion (PARD) < few mV RMS Floating.
Uniform Reconfigurable Processing Module for Design and Manufacturing Integration V. Kirischian, S. Zhelnokov, P.W. Chun, L. Kirischian and V. Geurkov.
Status and planning of the CMX Philippe Laurens for the MSU group Level-1 Calorimeter Trigger General Meeting, CERN May 24, 2012.
Jon S Kapustinsky 11/17/2010 Jon S Kapustinsky FVTX Commissioning Plan 1.71 Jon S Kapustinsky 1.
Leo Greiner IPHC testing Sensor and infrastructure testing at LBL. Capabilities and Plan.
LSST Electronics Review – BNL, January LSST Electronics Review BNL January Power & Voltage Plan R. Van Berg Electronics Mini-Review.
G D Electronics Infrastructure for advanced LIGO LSC Meeting, Boston, July 25, 2007 Daniel Sigg, LIGO Hanford Observatory.
Main Board Status MB2 v1 for FATALIC & QIE 10/06/2015Roméo BONNEFOY - LPC Clermont1 Roméo BONNEFOY François Vazeille LPC Clermont-Ferrand.
Visual Basic for Applications The Datapump Board Jamieson Olsen.
14 Sep 2005DAQ - Paul Dauncey1 Tech Board: DAQ/Online Status Paul Dauncey Imperial College London.
University of Calcutta CBM 1 ROC Design Issues Dr. Amlan Chakrabarti, Dr. Sanatan Chattopadhyay & Mr. Suman Sau.
Cluster Finder Report Laura Sartori (INFN Pisa) For the L2Cal Team Chicago, Fermilab, Madrid, Padova, Penn, Pisa, Purdue.
NIU Trigger Workshop CTT Commissioning Trigger Workshop October 22, 1999 WBS & Presented by Fred Borcherding for the D0 Electronics Group.
Local Trigger Unit (LTU) status T. Blažek, V. Černý, M. Kovaľ, R. Lietava Comenius University, Bratislava M. Krivda University of Birmingham 30/08/2012.
Status of Global Trigger Global Muon Trigger Sept 2001 Vienna CMS-group presented by A.Taurok.
D0 Workshop Bagby, Foglesong John Foglesong Run 2B SMT Low Voltage Power The present location of the SMT DC power supply units creates a problem.
Hall D Online Meeting 27 June 2008 Fast Electronics R. Chris Cuevas Jefferson Lab Experimental Nuclear Physics Division 12 GeV Trigger System Status Update.
Muon Electronics Upgrade Present architecture Remarks Present scenario Alternative scenario 1 The Muon Group.
E. Hazen – FNAL – 5 Apr 2004 L1CTT DFEA Motherboard / Daughterboard Design, Cost, Schedule 4.
CMX status and plans Yuri Ermoline for the MSU group Level-1 Calorimeter Trigger Joint Meeting CERN, October 2012,
Magnet Controls GroupOctober 4, Scope, Cost Estimate and Schedule To Complete The LCLS Magnet PS Controls P Bellomo and Kristi Luchini.
7 Jan 03 CFT+PS Weeks in Review Sequencer status –1553 communications issues may not be fully resolved –scanning still off Calibration –calibration database.
Status and planning of the CMX Wojtek Fedorko for the MSU group TDAQ Week, CERN April , 2012.
DAQMB Production Status S. Durkin The Ohio State University Florida EMU Meeting 2004.
All Experimenters MeetingDmitri Denisov Week of July 16 to July 22 D0 Summary  Delivered luminosity and operating efficiency u Delivered: 1.6pb -1 u Recorded:
KHz-SLR PC Board Eastbourne, October 2005 for kHz SLR Complete PC Board.
John Coughlan Tracker Week October FED Status Production Status Acceptance Testing.
IDE DCS development overview Ewa Stanecka, ID Week, CERN
Samuel Silverstein Stockholm University CMM++ firmware development Backplane formats (update) CMM++ firmware.
All Experimenters MeetingDmitri Denisov Week of July 7 to July 15 Summary  Delivered luminosity and operating efficiency u Delivered: 1.4pb -1 u Recorded:
FNAL PMG Feb 5, DØ RunIIb Trigger Upgrade WBS 1.2 Paul Padley, Rice University for the DØ Trigger Upgrade Group.
Proposed full upgrade of the L1CTT/DFE for Run2b Meenakshi Narain Boston University Outline: Proposal Reviewers comments and responses Schedule Cost.
Managed by UT-Battelle for the Department of Energy SCL Vacuum Control System Upgrade Derrick Williams
1 DØ RunIIb Trigger Upgrade: Status Darien Wood for the DØ Trigger Upgrade Group.
A proposal for a full upgrade of the L1CTT/DFE for Run2b Meenakshi Narain Boston University Outline: u Why do we need a full upgrade? u The new proposed.
W. Smith, U. Wisconsin, US CMS DOE/NSF Review, September 2004 Trigger Report - 1 CSC Trigger Muon Port Card & Sector Processor in production Mezzanine.
GAN: remote operation of accelerator diagnosis systems Matthias Werner, DESY MDI.
9/17/2008TWEPP 2008, R. Stringer - UC Riverside 1 CMS Tracker Services: present status and potential for upgrade Robert Stringer University of California,
FNAL All Experimenters Meeting June 24, Leslie Groer Columbia UniversityDØ Status 1 DØ Status and Operations June 17 – 24, 2002  Notable “features”
ARCHITECTURE. PRR November x 32 PADs Up to 26 or 3 x 17 MANU BOARD. PATCH BUS Translator Board. FEE DETECTOR Up to 100 PATCH BUS per detector. MANU.
R. Fantechi. Shutdown work Refurbishment of transceiver power supplies Work almost finished in Orsay Small crisis 20 days ago due to late delivery of.
04 Feb 03 Shutdown Activities Cryostat warm-up –Dilute contaminates Use purer helium on cooldown –Thermal stress test for cassettes –Move cassette from.
W. Smith, U. Wisconsin, US CMS DOE/NSF Review, May, 2004 Trigger Report - 1 CSC on-detector peripheral crate SBS VME Controller Muon Port Card: Output.
1 Status of Validation Board, Selection Board and L0DU Patrick Robbe, LAL Orsay, 19 Dec 2006.
Evelyn Thomson Ohio State University Page 1 XFT Status CDF Trigger Workshop, 17 August 2000 l XFT Hardware status l XFT Integration tests at B0, including:
R. Fantechi 2/09/2014. Milestone table (7/2014) Week 23/6: L0TP/Torino test at least 2 primitive sources, writing to LTU, choke/error test Week.
DAQ ELECTRONICS 18 March 2015MEG Collaboration Meeting, Tokyo Stefan Ritt.
August 24, 2011IDAP Kick-off meeting - TileCal ATLAS TileCal Upgrade LHC and ATLAS current status LHC designed for cm -2 s 7+7 TeV Limited to.
CMX: Update on status and planning Yuri Ermoline, Wojciech Dan Edmunds, Philippe Laurens, Chip Michigan State University 7-Mar-2012.
Detector Safety System overview DSS is a PLC based system designed to protect ATLAS detector from damages. Front end (hardware) 2 redundant PLC ~700 input.
Reliability and Performance of the SNS Machine Protection System Doug Curry 2013.
Enrico Gamberini for the GTK WG TDAQ WG Meeting June 01, 2016
ATF/ATF2 Control System
Injectors BLM system: PS Ring installation at EYETS
GlueX Electronics Review Jefferson Lab July 23-24, 2003
Regional Cal. Trigger Milestone: Major Production Complete
Programmable Logic Controllers (PLCs) An Overview.
Regional Cal. Trigger Milestone: Production & Testing Complete
Rack installation and local tests for the MEBT Chopper Rack
Presentation transcript:

1 Installation Review Stefan Grünendahl CTT Installation Plan Current status General plan Power supplies + permits Basic installation + checking procedures

2 Installation Review Stefan Grünendahl Why upgrade? The existing CTT track finder (DFEA) performance is limited by logic resources in the Field Programmable Gate Arrays (FPGAs) –Xilinx Virtex FPGAs circa 1999, 600k gates –Track equations use 'doublet' groups of fibers More logic resources are now available –Virtex-II FPGAs are 10x larger, faster, lower power –Higher resolution track equations use 'singlet' fibers –Improved efficiency at higher luminosity –Better fake track rejection DFEA2 board design done at Boston University

3 Installation Review Stefan Grünendahl CTT System Overview

4 Installation Review Stefan Grünendahl Status at FNAL Status at FNAL Crates and boards in hand; new l1CalTrack cables terminated and DC- checked Power supplies and permit for parallel chain in place; need inspection after full crate installation to get permit for full system Installation location surveyed, basic procedure agreed upon 8 weeks for system and connections testing and repair (+ 8 weeks for physics commissioning) Doublet firmware shown to identically reproduce old system Singlet firmware: running in DFEA2s; no eff.known yet Control and monitoring software in place; first version exercised with parallel chain; full EPICS version under test now

5 Installation Review Stefan Grünendahl New Subrack and Backplane Improvements No more transition boards All cables pass through the backplane

6 Installation Review Stefan Grünendahl LVDS Cable Rerouting Low voltage differential signal cables –5 differential pairs –1.7 Gigabits per second Cable tunnels will be installed in PC04 to allow the cables to reach the rear of PC03 and the DFEA2 crates Spare cables will be on hand (10%)

7 Installation Review Stefan Grünendahl Muon and CalTrk Cables 80 existing coaxial cables go to L1muon Adding 80 cables for L1caltrk New support bracket has been engineered to support the additional weight

8 Installation Review Stefan Grünendahl Low Voltage Power Supplies Our low voltage, high current supplies had problems with remote sense operation No redundancy: failure of a single supply means we lose a subrack Significant voltage drop even on thick cables Supplies must be located near the subrack Poor location with marginal cooling Half of the backplane was used for bus bars

9 Installation Review Stefan Grünendahl Distributed Power Architecture 48VDC bulk supplies Parallel operation, N+1 redundancy Hot swap Excellent low voltage regulation on the boards using DC-DC converters Low EMI 36-72V input range Forget about remote sensing! No thick “welding cables” No bus bars on the backplane Logic voltages keep dropping: 1.5V, 1.2V, 1.0V…

10 Installation Review Stefan Grünendahl CTT installation & commissioning Software: DFE Power Supply Control Update Ethernet Serializer DFEB (+CTOC) to dfe_ware DB Download Interface for DFEB to dfe_ware DB Link Test Scripts for Mixer-DFEB-CTOC Test DFEB firmware for Mixer-DFEB-CTOC Test DFEB+CTOC to Examine DFEB+CTOC to Offline Verification Codes trigsim equations for new (= singlet) and old equations Hardware Precommission: Establish SCL and GbE communication to CC Establish Crate Controller (CC) Operation Establish DFEB operation Load doublet equations into DFEB Load CTOC Load CTTT Load CTM with new CTTT map Link Tests for all new connections Observe Hz BOT Verify all I/O term rates Verify 0x13 output (old eqns) Verify 0x13 output (new eqns) Adjust firmware for rates, efficiency as modules added Hardware Commission: Install boards Debug Inputs Verify Outputs Detailed study of Triggers From the InstPhysCom plan: Preparing for Installation

11 Installation Review Stefan Grünendahl Installation Details Hardware Install & Commission: weeks (no beam + some beam) Check L1CalTrack cables using old DFEA system Install boards: –remove DFEA crates; replace baffle above Mixer with version with cable tunnels; retract Mixer-DFEA cables –Install DFEA2 crates; connect 48V; connect L1Muon and L1CalTrack cables to pigtails; connect Mixer-DFEA2 cables at backplane Debug Inputs: check clock/sync/parity status of DFEA2 using DFEA2 status reporting Verify Outputs: –check clock/sync/parity of CTOC/STSX/STOV/L1Muon/L1CalTrack inputs –Check trigger functionality using test vectors and DAQmon + CTT_examine Detailed study of Triggers: needs beam –L1: verify doublet firmware CTT And/Or rates are the same as before shutdown, using AOTmon; verify L1Muon outputs using L1Muon tools (e.g. TTK(1,10) version constructed by L1muon); ditto for L1CalTrack (using L1muon tools) –L2: Verify L2 outputs using STT examine and L2CTT/L2PS ‘GM trigger examine’ –L3: verify track triggers using GM examine; RECO outputs

12 Installation Review Stefan Grünendahl CTT Shutdown Tasks w/o Beam TASKWHODURATION Check L1CalTrack cables using old DFEA system CTT phys, KJ et al.1 day remove DFEA cratesJO, 2*CTT phys1/2 day retract Mixer-DFEA cables2*CTT phys1/2 day replace baffle above Mixer with version with cable tunnels Tech, JO, CTT phys2 days Install DFEA2 cratesJO, 2*CTT phys1 day connect 48VJO, CTT phys1 day connect L1Muon and L1CalTrack cables to pigtails 2*CTT phys1 day connect Mixer-DFEA2 cables at backplane 2*CTT phys, JO,SR2-5 days Debug Inputs: check clock/sync/parity status of DFEA2 using DFEA2 status reporting 3*CTT phys, JO2-20 days check clock/sync/parity of CTOC/STSX/STOV/L1Muon/L1CalTrack inputs 3*CTT phys, JO2-20 days Check trigger functionality using test vectors and DAQmon + CTT_examine 2*CTT phys2-5 days Personnel: CTT physicists : Norik Khalatyan, Monica Pangilinan, Marc Buehler, Stefan Grünendahl CTT engineer : Jamieson Olsen Mixer engineer : Stefano Rapisarda L1Muon-L1Caltrack group : Ken Johns, Susan Burke, Jeff Temple et al. Technician for rack prep/metal work (Victor?) STT expert L2 expert

13 Installation Review Stefan Grünendahl Backup Slides

14 Installation Review Stefan Grünendahl CTT Commissioning (requiring Beam) TASKWHODURATION L1: verify doublet firmware CTT And/Or rates are the same as before shutdown, using AOTmon CTT phys1-5 days L1: verify L1Muon outputs using L1Muon tools (e.g. TTK(1,10) version constructed by L1muon) CTT phys, KJ et al.1-5 days L1: verify L1CalTrack outputs using L1Muon toolsCTT phys, KJ et al.1-5 days L2: Verify L2 outputs using STT examine and L2CTT/L2PS ‘GM trigger examine’ CTT phys, STT expert, L2 expert 1-3 days L3: verify track triggers using GM examine; RECO outputsCTT phys; D0 physics groups (trigger reps) 4 weeks