A Mapping Algorithm for Defect- Tolerance of Reconfigurable Nano- Architectures By: Ibis Benito M.B. Tahoori, “A Mapping Algorithm for Defect-Tolerance.

Slides:



Advertisements
Similar presentations
Survey of Detection, Diagnosis, and Fault Tolerance Methods in FPGAs
Advertisements

An Introduction to Artificial Intelligence
A Randomized Polynomial- Time Simplex Algorithm for Linear Programming CS3150 Course Presentation.
FPGA Intra-cluster Routing Crossbar Design Dr. Philip Brisk Department of Computer Science and Engineering University of California, Riverside CS 223.
Bipartite Matching, Extremal Problems, Matrix Tree Theorem.
Zhiguo Ge, Weng-Fai Wong, and Hock-Beng Lim Proceedings of the Design, Automation, and Test in Europe Conference, 2007 (DATE’07) April /4/17.
Approximations of points and polygonal chains
1 Discrete Structures & Algorithms Graphs and Trees: III EECE 320.
Novembro 2003 Tabu search heuristic for partition coloring1/29 XXXV SBPO XXXV SBPO Natal, 4-7 de novembro de 2003 A Tabu Search Heuristic for Partition.
1 EE5900 Advanced Embedded System For Smart Infrastructure Static Scheduling.
Label Placement and graph drawing Imo Lieberwerth.
Tutorial 6 of CSCI2110 Bipartite Matching Tutor: Zhou Hong ( 周宏 )
Online Social Networks and Media. Graph partitioning The general problem – Input: a graph G=(V,E) edge (u,v) denotes similarity between u and v weighted.
Approximating Maximum Edge Coloring in Multigraphs
Slide 1/20 Fault Tolerant Approaches to Nanoelectronic Programmable Logic Arrays Authors: Wenjing Rao, Alex Orailoglu, Ramesh Karri Conference: DSN 2007.
CMOL: Device, Circuits, and Architectures Konstantin K.Likharev and Dmitri B. Strukov Stony Brook University 697GG Nano Computering Fall 2005 Prepared.
A High Performance Application Representation for Reconfigurable Systems Wenrui GongGang WangRyan Kastner Department of Electrical and Computer Engineering.
TH EDA NTHU-CS VLSI/CAD LAB 1 Re-synthesis for Reliability Design Shih-Chieh Chang Department of Computer Science National Tsing Hua University.
048866: Packet Switch Architectures Dr. Isaac Keslassy Electrical Engineering, Technion Scaling.
1 Bipartite Matching Lecture 3: Jan Bipartite Matching A graph is bipartite if its vertex set can be partitioned into two subsets A and B so that.
Tracking Moving Objects in Anonymized Trajectories Nikolay Vyahhi 1, Spiridon Bakiras 2, Panos Kalnis 3, and Gabriel Ghinita 3 1 St. Petersburg State University.
Array-Based Architecture for FET-Based, Nanoscale Electronics André DeHon 2003 Presented By Mahmoud Ben Naser.
Code and Decoder Design of LDPC Codes for Gbps Systems Jeremy Thorpe Presented to: Microsoft Research
1 Jianwei Dai, Lei Wang, and Faquir Jain Department of Electrical and Computer Engineering University of Connecticut Analysis of Defect Tolerance in Molecular.
FPGA Defect Tolerance: Impact of Granularity Anthony YuGuy Lemieux December 14, 2005.
Backtracking Reading Material: Chapter 13, Sections 1, 2, 4, and 5.
Finding a maximum independent set in a sparse random graph Uriel Feige and Eran Ofek.
Math – Getting Information from the Graph of a Function 1.
Load Balanced Birkhoff-von Neumann Switches
1 Introduction to Approximation Algorithms. 2 NP-completeness Do your best then.
Network Aware Resource Allocation in Distributed Clouds.
Equality Function Computation (How to make simple things complicated) Nitin Vaidya University of Illinois at Urbana-Champaign Joint work with Guanfeng.
Greedy Approximation Algorithms for finding Dense Components in a Graph Paper by Moses Charikar Presentation by Paul Horn.
Lecture 16 Maximum Matching. Incremental Method Transform from a feasible solution to another feasible solution to increase (or decrease) the value of.
Probabilistic Roadmaps for Path Planning in High-Dimensional Configuration Spaces (1996) L. Kavraki, P. Švestka, J.-C. Latombe, M. Overmars.
Programmable Logic Devices
EE384y EE384Y: Packet Switch Architectures Part II Scaling Crossbar Switches Nick McKeown Professor of Electrical Engineering and Computer Science,
Li Wang Haorui Wu University of South Carolina 04/02/2015 A* with Pattern Databases.
L11: Lower Power High Level Synthesis(2) 성균관대학교 조 준 동 교수
CAS 721 Course Project Minimum Weighted Clique Cover of Test Set By Wei He ( )
Section 1  Quickly identify faulty components  Design new, efficient testing methodologies to offset the complexity of FPGA testing as compared to.
Algorithms to Accelerate Multiple Regular Expressions Matching for Deep Packet Inspection Sailesh Kumar Sarang Dharmapurikar Fang Yu Patrick Crowley Jonathan.
CS270 Project Overview Maximum Planar Subgraph Danyel Fisher Jason Hong Greg Lawrence Jimmy Lin.
EE434 ASIC & Digital Systems Partha Pande School of EECS Washington State University
Speeding Up Enumeration Algorithms with Amortized Analysis Takeaki Uno (National Institute of Informatics, JAPAN)
CS425: Algorithms for Web Scale Data Most of the slides are from the Mining of Massive Datasets book. These slides have been modified for CS425. The original.
Projection Methods (Symbolic tools we have used to do…) Ron Parr Duke University Joint work with: Carlos Guestrin (Stanford) Daphne Koller (Stanford)
Basic Graph Algorithms Programming Puzzles and Competitions CIS 4900 / 5920 Spring 2009.
Urban Traffic Simulated From A Dual Perspective Hu Mao-Bin University of Science and Technology of China Hefei, P.R. China
ICS 353: Design and Analysis of Algorithms Backtracking King Fahd University of Petroleum & Minerals Information & Computer Science Department.
NETWORK FLOWS Shruti Aggrawal Preeti Palkar. Requirements 1.Implement the Ford-Fulkerson algorithm for computing network flow in bipartite graphs. 2.For.
PTAS(Polynomial Time Approximation Scheme) cont. Prepared by, Umair S. March 25 th, 2009.
Fast and Efficient Static Compaction of Test Sequences Based on Greedy Algorithms Jaan Raik, Artur Jutman, Raimund Ubar Tallinn Technical University, Estonia.
Virtual Memory By CS147 Maheshpriya Venkata. Agenda Review Cache Memory Virtual Memory Paging Segmentation Configuration Of Virtual Memory Cache Memory.
Unconstrained Submodular Maximization Moran Feldman The Open University of Israel Based On Maximizing Non-monotone Submodular Functions. Uriel Feige, Vahab.
Evolutionary Computation Evolving Neural Network Topologies.
The Set-covering Problem Problem statement –given a finite set X and a family F of subsets where every element of X is contained in one of the subsets.
Partial Reconfigurable Designs
EE384Y: Packet Switch Architectures Scaling Crossbar Switches
Lecture 2. Switching of physical circuits.
Fault-Tolerant Architecture Design for Flow-Based Biochips
Lecture 16 Maximum Matching
Chapter 2 Lin and Dyer & MapReduce Basics Chapter 2 Lin and Dyer &
Design of Hierarchical Classifiers for Efficient and Accurate Pattern Classification M N S S K Pavan Kumar Advisor : Dr. C. V. Jawahar.
Coverage Approximation Algorithms
Algorithms for Budget-Constrained Survivable Topology Design
ELE 523E COMPUTATIONAL NANOELECTRONICS
Ch09 _2 Approximation algorithm
Exponential Functions and their Graphs
Fault Mitigation of Switching Lattices under the Stuck-At Model
Presentation transcript:

A Mapping Algorithm for Defect- Tolerance of Reconfigurable Nano- Architectures By: Ibis Benito M.B. Tahoori, “A Mapping Algorithm for Defect-Tolerance of Reconfigurable Nano-Architectures”

Why more defects? Nanowires are only a few atoms long. Crosspoints are more fragile, resulting in more defects. Solution: customized chip configuration However, this requires large space to store defect map and testing, diagnosis and design efforts.

Crossbar Faults Switch stuck-open faults: missing switch at crosspoint. Switch stuck-closed faults: a horizontal and a vertical wire are shorted together and become unusable. Nanowire open, bridging faults: open fault on a nanowire; two or more nanowires shorted together, all become unusable.

Defect-unaware design flow Almost all design steps are unaware of the existence and location of defects within the nano-chip. Steps: Identify universal defect-free subsets within the original nxn partially defective fabric. Store information on defect-free subsets in a compact defect map. Map used resources into kxk defect-free crossbar within original nxn fabric. Size of maximum defect-free crossbar will be used for all chips manufactured in the same process environment (approximately same defect density level).

Identifying the defect-free subsets Greedy Mapping Algorithm Sample of manufactured chips Max kxk defect-free crossbar Bipartite graph representation to illustrate a nxn crossbar. Finding the maximum kxk defect- free crossbar corresponds to the maximum biclique of a bipartite graph.

Greedy Mapping Algorithm U: input nanowires V: output nanowires E: crosspoints Nodes in each partition are arranged in decreasing order according to their degree. Iterate alternatively between set U and V, adding zero-degree nodes to the corresponding solution list and removing the highest-degree nodes from the original U and V sets. Output of this algorithm is the maximum square biclique UxV. Worst case complexity: O(nlogn)

Greedy Algorithm vs. Exact Method 1000 crossbars randomly generated for each data point Greedy Algorithm: O(nlogn) Exact Method: Exponential

Conclusions Defect map size reduced from O(n 2 ) to O(n). No per-chip customized design. Algorithm to determine the maximum defect- free crossbar with O(nlogn) complexity, as opposed to the exponential complexity of an exact method.