Hybridization studies at Fermilab Prototype detectors –Readout chip mated to sensor –Experiences with both single dies and 4” and 6” wafers using Indium.

Slides:



Advertisements
Similar presentations
Silicon Technical Specifications Review General Properties Geometrical Specifications Technology Specifications –Mask –Test Structures –Mechanical –Electrical.
Advertisements

Thermo-compression Bonding
Chapter 30 Brazing, Soldering, Adhesive, Bonding
A “BTeV” Hybrid Pixel Telescope for MTest David Christian May 4, 2007.
July 19, 2010 Gale Lockwood Key elements to successful wire bonding at Birck Theory Bonding Machines Metallization Metals Substrates Process.
Center for Materials and Electronic Technologies
Wafer Level Packaging: A Foundry Perspective
Silicon Preshower for the CMS: BARC Participation
HPK FPIX & BPIX sensor research summary at Purdue E. Alagoz 1, M. Bubna 1, A. Krzywda 1, K. Arndt 1, D. Bortoletto 1, I. Shipsey 1, G. Bolla 1, S. Kwan.
3D PACKAGING SOLUTIONS FOR FUTURE PIXEL DETECTORS Timo Tick – CERN
WP6 interconnect technology part
Tom McMullen Week 6 11/3/2013 – 15/3/2013. LETI wafer thinning project flow Phase 1 IDProject NameOwnerDaysStartEnd 3-Feb10-Feb17-Feb24-Feb3-Mar10-Mar17-Mar24-Mar31-Mar5-Apr12-Apr19-Apr26-Apr.
Embedded Pitch Adapters a high-yield interconnection solution for strip sensors M. Ullán, C. Fleta, X. Fernández-Tejero, V. Benítez CNM (Barcelona)
LOW-COST BUMP BONDING ACTIVITIES AT CERN Sami Vähänen, Timo Tick & Michael Campbell Sami Vähänen – CERNTWEPP-10 Workshop 22-September-2010.
VELO upgrade electronics – HYBRIDS Tony Smith University of Liverpool.
Status and outlook of the Medipix3 TSV project
Emerging fine-pitch bump bonding techniques
Silver Flip-chip Technology: The Infinitesimal Joint Possibility Integrated circuit chips are traditionally connected to the packages by tiny wires. As.
M. Lozano, E. Cabruja, A. Collado Summary of Bump Bonding Techniques for Pixel Systems Centro Nacional de Microelectrónica Barcelona (Spain)
3D chip and sensor Status of the VICTOR chip and associated sensor Bonding and interconnect of chip and sensor Input on sensor design and interconnection.
S Temple CLRC1 End-cap Mechanics FDR Cooling Structures Steve Temple, RAL 1 November 2001.
Plans for Demonstrator Flip Chip Bonding GTK meeting 9/12/08 1.
J. Salonen, “Flip Chip Bumping Process at VTT" [presentation for GPG], 16-March-2007 Flip Chip/Bumping Process at VTT Last modified March 16, 2007 By Jaakko.
WP7&8 Progress Report ITS Plenary meeting, 23 April 2014 LG, PK, VM, JR Objectives 2014 and current status.
March 20, 2001M. Garcia-Sciveres - US ATLAS DOE/NSF Review1 M. Garcia-Sciveres LBNL & Module Assembly & Module Assembly WBS Hybrids Hybrids WBS.
Si Pixel Tracking Detectors Introduction Sensor Readout Chip Mechanical Issues Performance -Diamond.
Development of High Data Readout Rate Pixel Module and Detector Hybridization at Fermilab S.Zimmermann, S.Kwan, G.Cancelo, G.Cardoso, S.Cihangir, D.Christian,
Precision Dispensing Purdue takes advantage of the gantry’s precision by fixing a 150 micron inner diameter dispensing tip to an EFD dispensing pressure.
Dahee Kim (Ewha womans university) for MPC-EX collaboration TEST OF MINI-PAD SILICON SENSOR FOR PHENIX MPC-EX.
3M Bonding Systems Division Adhesives for Electronics Reliability Study of Sub 100 Micron Pitch, Flex-to-ITO/glass Interconnection, Bonded with an Anisotropic.
FPIX_flip_chip_test module calibration tests November 14 th 2012.
1 The 3-rd Work Meeting of the CBM -MPD STS Consortium “Technical challenges of the CBM and MPD Silicon Tracking Systems 2009” THE CABLES FOR THE CABLES.
M. Gilchriese -February 1999 X-Ray Inspection of Flip Chip Assemblies K. Einsweiler, M. Gilchriese and J. Richardson LBNL.
1 G. Pellegrini The 9th LC-Spain meeting 8th "Trento" Workshop on Advanced Silicon Radiation Detectors 3D Double-Sided sensors for the CMS phase-2 vertex.
Marc Anduze – 09/09/2008 Report on EUDET Mechanics - Global Design and composite structures: Marc Anduze - Integration Slab and thermal measurements: Aboud.
Summary of CMS 3D pixel sensors R&D Enver Alagoz 1 On behalf of CMS 3D collaboration 1 Physics Department, Purdue University, West Lafayette, IN
Pixel 2000 Workshop Christian Grah University of Wuppertal June 2000, Genova O. Bäsken K.H.Becks.
Thin Silicon R&D for LC applications D. Bortoletto Purdue University Status report Hybrid Pixel Detectors for LC.
Communications G. Darbo – INFN / Genova IBL MB#15, 5 October 2009 o Bump Bonding Selex / INFN Roma, October, 30 th 2009 G. Darbo - INFN / Genova.
1 CiS Forschungsinstitut für Mikrosensorik GmbH Ongoing R&D Activities at CiS Forschungsinstitut für Mikrosensorik: Bump Bonding Sabine Nieland,
Interconnection in IC Assembly
ADVANCED HIGH DENSITY INTERCONNECT MATERIALS AND TECHNIQUES DIVYA CHALLA.
Trends and synergies in solid state tracking R&D Executive Summary of the session Frank Hartmann.
BTeV Hybrid Pixels David Christian Fermilab July 10, 2006.
Tom McMullen Week 7 18/3/2013 – 22/3/2013. LETI wafer thinning project flow Phase 1 IDProject NameOwnerDaysStartEnd 3-Feb10-Feb17-Feb24-Feb3-Mar10-Mar17-Mar24-Mar31-Mar5-Apr12-Apr19-Apr26-Apr.
1 R&D Advances: SiW Calorimeter LCWS 2010 Beijing SiD Concept Meeting March 28, 2010 John Jaros for SiD SiW Group (thanks to Ray, Ryan, Mani, and Marco.
Tom McMullen Week 8 25/3/2013 – 29/3/2013. LETI wafer thinning project flow Phase 1 IDProject NameOwnerDaysStartEnd 3-Feb10-Feb17-Feb24-Feb3-Mar10-Mar17-Mar24-Mar31-Mar5-Apr12-Apr19-Apr26-Apr.
Lehman Review April 2000 D. Bortoletto 1 Forward Pixel Sensors Daniela Bortoletto Purdue University US CMS DOE/NSF Review April 12,2000 Progress.
MEMS Packaging ד " ר דן סתר תכן וייצור התקנים מיקרומכניים.
Phase 2 Tracker Meeting 6/19/2014 Ron Lipton
CERN/NA62 GigaTracKer Hybrid Module Manufacturing
Bump Bonding Development
FBK 3D CMS pixel sensors preliminary lab measurements E. Alagoz 1, A. Krzywda 1, D. Bortoletto 1, I. Shipsey 1, G. Bolla 1, and G. F. Dalla Betta 2, M.
DEPFET Workhop, Ringberg, June Ladislav Andricek, MPG Halbleiterlabor Lessons learned from EMCMs assembly status - next steps.
K.Wyllie, CERNIWORID 2004 Readout of the LHCb pixel hybrid photon detectors Ken Wyllie on behalf of the LHCb collaboration and industrial partners The.
The medipix3 TSV project
Anna Maria Fiorello - Research Dept ATLAS-Pixel Project: Bump Bonding ATLAS BUMP BONDING PROCESS.
B2GM, Nov 2014 Laci Andricek, MPG Halbleiterlabor 1 PXD Module Assembly - Overview and SWB bumping -
On-Module Interconnection and CNM Projects DEPFET Meeting, Bonn, February Ladislav Andricek, MPI für Physik, HLL  update on thinning  samples.
PIXEL 2000 P.Netchaeva INFN Genova 0 Results on 0.7% X0 thick Pixel Modules for the ATLAS Detector. INFN Genova: R.Beccherle, G.Darbo, G.Gagliardi, C.Gemme,
1 May, 2009 Ladislav Andricek, MPI für Physik, HLL Interconnection Sensor - ASICs SuperBelle (and ILC) Ladder: -: MCM – ASICs in different technologies.
Haga clic para modificar el estilo de texto del patrón Detector modules: Traditional approach and new possibilities Manuel Lozano.
Sensors Pixel dimension 300 x 300 μm2 Standard p-in-n sensors
Study of Indium bumps for the ATLAS pixel detector
New Mask and vendor for 3D detectors
Preliminary results from 3D CMS Pixel Detectors
The CSOI approach for integrated micro channels
Hybrid Pixel R&D and Interconnect Technologies
Design and fabrication of Endcap prototype sensors (petalet)
BONDING The construction of any complicated mechanical device requires not only the machining of individual components but also the assembly of components.
Presentation transcript:

Hybridization studies at Fermilab Prototype detectors –Readout chip mated to sensor –Experiences with both single dies and 4” and 6” wafers using Indium –2 5-chip modules mated at AIT Dummies –Large scale studies using daisy-chained patterns –Process characterization, yield determination, working with industry to find out the problems and establish quality control procedure –Indium, Eutectic Pb/Sn solder treated with flux or PADS(Plasma assisted fluxless soldering)

Vendor search A lot of enquiries/contacts but most companies are not interested or consider the job too challenging Prototyping – BOEING, AIT (both used indium and could do wafer or single dies) Dummies – AIT (indium at 30  m pitch) – AIT also tested wafer bumping with 200  m thick wafers – MCNC/Unitive (solder both flux and fluxless); only 6” wafers (needs modification for 4”).

Bump Bonding Technologies Indium Bumps –Fabrication process (evaporation) –Minimum achievable bump size and pitch –Properties (electrical and mechanical) –Bumping and flip-chip bonding yields Solder Bumps –Fabrication process (electroplating) –Minimum achievable bump size and pitch –Properties (electrical and mechanical)

Indium Bumps Fabricated by thermal evaporation (using a lift-off process) for small bumps, finer pitch, better uniformity and control, single die bumping possible Requires sputter deposited 2-metal layer barrier diffusion UBM Soft compliant bump with a melting point of 156°C Form a non-conducting oxide layer (which has to be penetrated) Both sides have to be indium bumped Minimum bump sizes of 12 µm with a height of 8-10 µm on a 18 µm pitch Large arrays with 500K+ bumps on a single die possible Flip-chip bonding using compression only (room temperature process) requiring ~1-2 grams/bump Bump resistance of ~1-2 Ohms for a 15 µm x 15 µm square bump Requires a flip-chip bonder with 1-2 micron alignment accuracy and planarization Expensive to fabricate!

Indium bumps on ROC done at AIT

Results on Indium-bumped (AIT) prototype detectors Hit-map for three FPIX1-implemented detectors using radioactive source

Indium Bumps Summary Indium bump/bonding is proven, able to fabricate small bumps on fine pitch (by evaporation) with good mechanical strength and high-yields for both bumping and bonding Indium bonding requires bumps on both sides and a highly accurate flip-chip aligner/bonder with planarization capability Indium bumps are expensive to fabricate! Current achievable minimum bump dimensions of 12 µm diameter, height of 8-10 µm, 18 µm pitch

Electroplated Lead-Tin Solder Bumps Versatile in selection of solder alloy composition and MP Self-aligning and self-planarizing bumps (upon reflow) Requires fabrication of solder bump on one side only with an opposing "wettable" pad Excellent electrical and mechanical characteristics: –low resistance electrical path (2-3 µOhms) –low inductance (~0.1 nH) –shear values in excess of 30 grams for 50 micron bump Alpha particle emission from bumps Potential for low-cost in high volume Minimum size of 15 µm diameter bumps on a 20 µm pitch!

Eutectic Lead-Tin (37:63) Bumps After 215°C 25 micron diameter, 50 micron pitch

Tests on dummies from MCNC/Unitive Structures with 50  m pitch (BTeV) and 150  m pitch(CMS) on same wafer 80 PADS single-chip assemblies and 38 fluxed single-chip assemblies (BTeV) US-CMS also tested 5 double-chip assemblies and 1 5-chip assembly (using flux-less solder) Check connectivity between matched pair of pads using a semi-automatic probe station Sometimes, need to apply a low voltage to break through Also look for shorts between neighbors

Wafer layout

Solder bumps from MCNC

Results on connectivity Much better results in the PADS assemblies than the ones using flux. The latter ones have a lot of visible residues Concentrate only on PADS assemblies 6 out of 71 assemblies have a lot of opens due to operator error. Assembly yield is 65/71 or 91.5% 190 traces per assembly. 52 opens. Trace yield =99.58% 26 bonds per trace. Bump yield =99.98% Preliminary results from CMS module assemblies are comparable.

Problems Operator error – gross misalignment by one column Channels need voltage to break through –thought to be due to incomplete removal of oxide on Al before UBM was put on Bridges (see X ray picture) Irregular reflow Lab vs cleanroom condition Module assembly –PADS process needs modification

Defect joint

Solder Bumps Summary Solder bumps may provide an alternative to indium bump/bonding Versatile in choice of alloy with MP between °C Current minimum achievable bump sizes of 15 µm diameter on a 20 µm pitch! Excellent electrical and mechanical characteristics Self-aligning and self-planarizing bonding process Lower fabrication cost than indium requiring bumping on one side only and a wettable layer on the other

Conclusions Satisfactory results on real detectors using Indium Dummy tests on 30  m ongoing Fluxless solder by MCNC has good bond yield Whole chip losses need to be better understood and controlled Module assembly – non-industrial standard (closely abutted to one another); MCNC needs to learn how to do this Next round – real detectors will be bumped and bonded at MCNC