Commercial-Foundry Flexible Mixed Signal ASIC Design Center ACME SSED Foundry-Portable, Mixed-Signal ASIC Design Center A pplication of C ommercially M.

Slides:



Advertisements
Similar presentations
FPGA (Field Programmable Gate Array)
Advertisements

Keith Bergevin Senior Design Engineer th St., Bldg 620 Sacramento, Calif Phone: (916) , Fax: (916)
HP Quality Center Overview.
Advanced Manufacturing Technologies for Extending Microprocessor Availability Proactive Solution to Military Microprocessor Availability and Affordability.
PSPICE Tutorial. Introduction SPICE (Simulation Program for Integrated Circuits Emphasis) is a general purpose analog circuit simulator that is used to.
EDP Trends in AMS Design Methodology or Analog Design Flow, an Oxymoron ? Gary Smith Chief Analyst EDA Gartner Dataquest.
SP2006 CSE598A/EE597G CAD Tool Tutorial Spring 2006 CSE598A / EE597G Analog-Digital Mixed-Signal CMOS Chip Design.
Ch.3 Overview of Standard Cell Design
Integrated Circuits Laboratory Faculty of Engineering Digital Design Flow Using Mentor Graphics Tools Presented by: Sameh Assem Ibrahim 16-October-2003.
MICROELETTRONICA Design methodologies Lection 8. Design methodologies (general) Three domains –Behavior –Structural –physic Three levels inside –Architectural.
IC Interconnect Modeling Dr. Paul Van Halen PROBLEM  Resistive, capacitive and inductive effects in circuit interconnect.
Design Team Project: Physical Design ( Layout ) Kyungseok Kim ELEC 7770 Advanced VLSI Design Lecturer: Dr. Vishwani D. Agrawal.
Robert Heinrich. Audience Response Systems The TurningPoint audience response system integrates 100% into PowerPoint It allows audiences and students.
Call Center – What Really Makes Sense? Call Center – ce este cu adevarat important?
EDA TOOLS. Why EDA? Imagine a Intel based micro processor having 1.5 million transistors. Would it be feasible to design such a complex system with help.
EGRE 427 Advanced Digital Design Figures from Application-Specific Integrated Circuits, Michael John Sebastian Smith, Addison Wesley, 1997 Chapter 1 Introduction.
1 VERILOG Fundamentals Workshop סמסטר א ' תשע " ה מרצה : משה דורון הפקולטה להנדסה Workshop Objectives: Gain basic understanding of the essential concepts.
Chap. 1 Overview of Digital Design with Verilog. 2 Overview of Digital Design with Verilog HDL Evolution of computer aided digital circuit design Emergence.
Etron Project: Placement and Routing for Chip-Package-Board Co-Design
This is an overview of sophisticated configuration tools for online selling processes of network solutions. The tools address a very wide range of design.
EUDET Report - MICELEC Activities Design Tools Status.
Fortune 1000 companies Fortune 1000 companies Healthcare, Insurance, non- profit Healthcare, Insurance, non- profit FlexTraining Web-based Management System.
ASIC Design Flow – An Overview Ing. Pullini Antonio
MathCore Engineering AB Experts in Modeling & Simulation WTC.
MJS1 Computer Society SCC20 Hardware Interface Committee PAR Proposal: IEEE-P Portable-Bench Top Universal Pin Map.
A New Method For Developing IBIS-AMI Models
Commercial, digital stand alone and master clocks for critical environments, command & control and trading room applications. A Vizualizer.
Command Interpreter Window (CIW)
CSE 494: Electronic Design Automation Lecture 2 VLSI Design, Physical Design Automation, Design Styles.
Tools - Implementation Options - Chapter15 slide 1 FPGA Tools Course Implementation Options.
COE 405 Design and Modeling of Digital Systems
Process Monitor/TID Characterization Valencia M. Joyner.
14 October 2010 Leveraging Technical Expertise via Boeing Library Services* Diane Brenes, Librarian, Boeing Library & Learning Center Services.
Field Programmable Gate Arrays (FPGAs) An Enabling Technology.
ASIC, Customer-Owned Tooling, and Processor Design Nancy Nettleton Manager, VLSI ASIC Device Engineering April 2000 Design Style Myths That Lead EDA Astray.
A.Marchioro - CERN/PH1 Accessing 130 nm CMOS Tech for ILC (Public Version) Oct 2006, Munich A. Marchioro CERN, Div. PH 1211 Geneva 23, Switzerland.
1 5. Application Examples 5.1. Programmable compensation for analog circuits (Optimal tuning) 5.2. Programmable delays in high-speed digital circuits (Clock.
Standard Cell Libraries
Testability of Analogue Macrocells Embedded in System-on-Chip Workshop on the Testing of High Resolution Mixed Signal Interfaces Held in conjunction with.
CADENCE CONFIDENTIAL 1CADENCE DESIGN SYSTEMS, INC. Cadence Front to Back End Adil Sarwar March 2004.
Celltroy Technologies Cell Compiler “Ardon” Overview.
ECE 260B – CSE 241A /UCB EECS Kahng/Keutzer/Newton Physical Design Flow Read Netlist Initial Placement Placement Improvement Cost Estimation Routing.
CHAPTER 8 Developing Hard Macros The topics are: Overview Hard macro design issues Hard macro design process Physical design for hard macros Block integration.
Dec 1, 2003 Slide 1 Copyright, © Zenasis Technologies, Inc. Flex-Cell Optimization A Paradigm Shift in High-Performance Cell-Based Design A.
Pico-Sec Simulation Workshop University of Chicago 12/12/06 Simulating Front-end Electronics and Integration with End-to-end Simulation Fukun Tang Enrico.
DataMaster 3000 Data Acquisition and Control Software.
CORE Generator System V3.1i
© 2005 Xilinx, Inc. All Rights Reserved This material exempt per Department of Commerce license exception TSU Implementation Options.
Update on the Design Implementation Methodology for the 130nm process Microelecronics User Group meeting TWEPP 2010 – Aachen Sandro Bonacini CERN PH/ESE.
© 2005, it - instituto de telecomunicações. Todos os direitos reservados. Tools and Methods to Assist Analog IC Designers Nuno Horta, PhD Head of Integrated.
Use Cases for High Bandwidth Query and Control of Core Networks Greg Bernstein, Grotto Networking Young Lee, Huawei draft-bernstein-alto-large-bandwidth-cases-00.txt.
Google Earth INTEGRATING GLOBAL THINKING. Why Use Virtual Tours? Flexible Tool: History, Science, Math, English, etc. An Interactive Way to Explore Supports.
FPGA CAD 10-MAR-2003.
Integrated Microsystems Lab. EE372 VLSI SYSTEM DESIGNE. Yoon 1-1 Panorama of VLSI Design Fabrication (Chem, physics) Technology (EE) Systems (CS) Matel.
News on the 130 nm technology support Wojciech BIALAS, Kostas KLOUKINAS CERN, PH-ESE dept. CH1211, Geneve 23 Switzerland.
March 2004 At A Glance The AutoFDS provides a web- based interface to acquire, generate, and distribute products, using the GMSEC Reference Architecture.
Errors due to process variations Deterministic error –Characterized a priori Over etching, vicinity effects, … –A priori unknown Gradient errors due to.
Design with Vivado IP Integrator
Written by Whitney J. Wadlow
Mixed Signal STA Ben Farhat – Cadence Design Systems Tau conference – March/2015.
Introduction to ASICs ASIC - Application Specific Integrated Circuit
ASIC Design Methodology
Library Characterization
Upgrade of the ATLAS MDT Front-End Electronics
11/14/2018 Changing Paradigms - Fast-Turn RF and Mixed-Signal IP IEEE Annual EDP-2001 Workshop session on Analog/MS Design Flows James Spoto Enablix.
Timing Analysis 11/21/2018.
HIGH LEVEL SYNTHESIS.
DARE180U Platform Improvements in Release 5.6
Presentation transcript:

Commercial-Foundry Flexible Mixed Signal ASIC Design Center ACME SSED Foundry-Portable, Mixed-Signal ASIC Design Center A pplication of C ommercially M anufactured E lectronics

Commercial-Foundry Flexible Mixed Signal ASIC Design Center ACME SSED Problem Statement: Traditional military sources of high-performance, mixed-signal ASIC technology are going away. In the future, defense programs will need to use commercial sources for this technology, or do without. Military business is not attractive to commercial ASIC foundries because they must divert scarce, specialized design resources from higher volume/profit, opportunities. Commercial ASIC foundries tailor their processes and design rules toward applications that are typically used in less strenuous environments over shorter lifetimes. Commercial ASIC foundries do not always characterize processes and provide models for the mil temp range.

Commercial-Foundry Flexible Mixed Signal ASIC Design Center ACME SSED Program Goal: Establish the tools, knowledge and foundry agreements needed to provide U.S. defense programs with an affordable, portable & reliable access path to commercial mixed-signal ASIC foundries. Subgoal: Demonstrate this capability with a pathfinder IC design that is implemented in one or more commercial foundries & has been successfully ported between foundries

Commercial-Foundry Flexible Mixed Signal ASIC Design Center ACME SSED Boeing ACME-Related Productivity Enhancements Cadence - Virtuoso Custom Router Automated Analog Routing NeoLinear - NeoCell Automated Analog Placement & Routing Prolific - ProGenesis Automated Digital Library Migration Barcelona Design Optimized Cell Designs Boeing - Cell Miner Cell Librarian Boeing Soft Cells Automated Sub-Cell Design & Layout Optimization NeoCAD/Ultra-Syn/NeoRF Automated RF Design Optimization, Routing, and Layout - Boeing is Commercialization Demonstrator Potential Commercialization Path

Commercial-Foundry Flexible Mixed Signal ASIC Design Center ACME SSED Impact on Design Flow ACME Deliver Cadence Flow Shown

Commercial-Foundry Flexible Mixed Signal ASIC Design Center ACME SSED NeoCad Program

Commercial-Foundry Flexible Mixed Signal ASIC Design Center ACME SSED Digital Cell Library Migration - Prolific Migrates up to 400 cells in hr ProGenesis GDSII SPICE Netlist Prolific Global Place & Route ProGenerate Device Generators ProGenerate Device Generators ProGen Detailed Place & Route, Compaction, Post-Process ProGen Detailed Place & Route, Compaction, Post-Process ProMigrate GDSII Digital Cell Library

Commercial-Foundry Flexible Mixed Signal ASIC Design Center ACME SSED SPICE Netlist & Placement SPICE Netlist & Placement VCR Cadence Virtuoso Custom Router (VCR) GDSII FoundryTechnologyFilesFoundryTechnologyFiles Automatic Cell-Level Routing Interactive Placement Automatic Cell-Level Routing Interactive Placement Can match signal characteristics Coax and Differential Routing Can control crosstalk Critical Net Pre-routing Can match signal characteristics Coax and Differential Routing Can control crosstalk Critical Net Pre-routing

Commercial-Foundry Flexible Mixed Signal ASIC Design Center ACME SSED SPICE Netlist NeoCircuit NeoLinear Tools NeoCell GDSII FoundryTechnologyFilesFoundryTechnologyFiles Device Sizing Optimization In Development Device Sizing Optimization In Development Auto Analog Place & Route RFP Issued Auto Analog Place & Route RFP Issued Sized Netlist Any Topology User’s Test Bench NeoLinear and Cadence have a new agreement allowing Cadence to Distribute and Support NeoCell Can match signal characteristics Coax and Differential Routing Can control crosstalk Preserves Placement Symmetry Can match signal characteristics Coax and Differential Routing Can control crosstalk Preserves Placement Symmetry

Commercial-Foundry Flexible Mixed Signal ASIC Design Center ACME SSED Barcelona Design Optimizer Optimizer is designed specifically for each topology offered Tool runs at Barcelona Design Facility - no maintenance required Quick simulation All parameters available without test bench design Optimizer is designed specifically for each topology offered Tool runs at Barcelona Design Facility - no maintenance required Quick simulation All parameters available without test bench design Web Pages Process Selection Topology Selection Requirements Simulation Results Foundry Technology Files Foundry Technology Files Topology Library Web-Based Interface Sized Netlist and GDSII Sized Netlist and GDSII

Commercial-Foundry Flexible Mixed Signal ASIC Design Center ACME SSED Barcelona Design Costs Typical manual design cost: $8400 Typical manual design cost: $8400 A design run is defined as a “Design Click” Op Amp trades may involve multiple Design Clicks An annual $20k subscription allows unlimited Design Clicks

Commercial-Foundry Flexible Mixed Signal ASIC Design Center ACME SSED Boeing Cell Librarian and Design Synthesis Tools CellMiner Librarian BiasNet Soft Cell CapNet Soft Cell in progress HV XSTR Soft Cell planned WSU current mirror soft cell Pursuing commercialization CapNet Soft Cell in progress HV XSTR Soft Cell planned WSU current mirror soft cell Pursuing commercialization Organizes library & promotes re-use Unit Resistor Sizing & Placement Optimization

Commercial-Foundry Flexible Mixed Signal ASIC Design Center ACME SSED BiasNet & CapNet Soft Cell Test Structures - Validates Sensitivity- Weighted Optimization Pathfinder Concept Barcelona Design & Low-Offset Amp Characterization Cells Bump Bond Corner Test Structures - Six Corners Georgia Tech. Reliability Test Structures ACME A Reliability Test Structures Optional Scribe Line to Enhance Test Options F-22 PSM Channel HV Transistor Array - Demonstrates Migration Avenue from HV to LV Processes 250 mil x 250 mil AMI C5N 0.5 um, 2 poly, 3 metal