Center for High Resolution Electron Microscopy CENTER FOR SOLID STATE SCIENCES, ARIZONA STATE UNIVERSITY OFFICE OF NAVAL RESEARCH Two-dimensional electrical.

Slides:



Advertisements
Similar presentations
6.1 Transistor Operation 6.2 The Junction FET
Advertisements

ECE/ChE 4752: Microelectronics Processing Laboratory
CHAPTER 8: THERMAL PROCESS (continued). Diffusion Process The process of materials move from high concentration regions to low concentration regions,
Electrical transport and charge detection in nanoscale phosphorus-in-silicon islands Fay Hudson, Andrew Ferguson, Victor Chan, Changyi Yang, David Jamieson,
Electron Microscopy for Catalyst Characterization Dr. King Lun Yeung Department of Chemical Engineering Hong Kong University of Science and Technology.
Formation of pn junction in deep silicon pores September 2002 By Xavier Badel, Jan Linnros, Martin Janson, John Österman Department of Microelectronics.
Chapter 2 Modern CMOS technology
Measuring ultra-shallow junction Jialin Zhao. Resistivity and Sheet resistance IRS roadmap 2003: 10 nm junction with sheet resistance 500 Ω/sq Electrical.
Microelectronics Processing
Lecture #16 OUTLINE Diode analysis and applications continued
Microelectronics Processing
Lecture 7: IC Resistors and Capacitors
DRC mS/  m In 0.53 Ga 0.47 As MOSFET with 5 nm channel and self-aligned epitaxial raised source/drain Uttam Singisetti*, Mark A. Wistey, Greg.
MSE-630 Dopant Diffusion Topics: Doping methods Resistivity and Resistivity/square Dopant Diffusion Calculations -Gaussian solutions -Error function solutions.
Section 4: Diffusion part 2
Sample Devices for NAIL Thermal Imaging and Nanowire Projects Design and Fabrication Mead Mišić Selim Ünlü.
Device Fabrication Example
ECE/ChE 4752: Microelectronics Processing Laboratory
CMOS Process Integration ECE/ChE 4752: Microelectronics Processing Laboratory Gary S. May March 25, 2004.
Section 6: Ion Implantation
ES 176/276 – Section # 2 – 09/19/2011 Brief Overview from Section #1 MEMS = MicroElectroMechanical Systems Micron-scale devices which transduce an environmental.
Chris A. Mack, Fundamental Principles of Optical Lithography, (c) Figure 1.1 Diagram of a simple subtractive patterning process.
MOHD YASIR M.Tech. I Semester Electronics Engg. Deptt. ZHCET, AMU.
Silicon – On - Insulator (SOI). SOI is a very attractive technology for large volume integrated circuit production and is particularly good for low –
IC Process Integration
SEMINAR ON IC FABRICATION MD.ASLAM ADM NO:05-125,ETC/2008.
Limitations of Digital Computation William Trapanese Richard Wong.
Wafer Fabrication. CZ processing Ingot diameter varies inversely with pull rate: L = latent heat of fusion N = density  = Stephan-Boltzman constant.
Post Anneal Solid State Regrowth
NMOS PMOS. K-Map of NAND gate CMOS Realization of NAND gate.
EE141 © Digital Integrated Circuits 2nd Manufacturing 1 Manufacturing Process Dr. Shiyan Hu Office: EERC 731 Adapted and modified from Digital Integrated.
Dopant Diffusion Scaling down MOSFET by 1/K calls for smaller junction depths. high deposit activation (n  N d )  Resistance  in S/D. N d (x j ) = N.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #3. Diffusion  Introduction  Diffusion Process  Diffusion Mechanisms  Why Diffusion?  Diffusion Technology.
Self Forming Barrier Layers from CuX Thin Films Shamon Walker, Erick Nefcy, Samir Mehio Dr. Milo Koretsky, Eric Gunderson, Kurt Langworthy Sponsors: Intel,
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #4. Ion Implantation  Introduction  Ion Implantation Process  Advantages Compared to Diffusion  Disadvantages.
Vanderbilt MURI meeting, June 14 th &15 th 2007 Band-To-Band Tunneling (BBT) Induced Leakage Current Enhancement in Irradiated Fully Depleted SOI Devices.
Lecture 23 OUTLINE The MOSFET (cont’d) Drain-induced effects Source/drain structure CMOS technology Reading: Pierret 19.1,19.2; Hu 6.10, 7.3 Optional Reading:
Application of Silicon-Germanium in the Fabrication of Ultra-shallow Extension Junctions of Sub-100 nm PMOSFETs P. Ranade, H. Takeuchi, W.-H. Lee, V. Subramanian,
MIT Lincoln Laboratory NU Status-1 JAB 11/20/2015 Advanced Photodiode Development 7 April, 2000 James A. Burns ll.mit.edu.
Spencer/Ghausi, Introduction to Electronic Circuit Design, 1e, ©2003, Pearson Education, Inc. Chapter 3, slide 1 Introduction to Electronic Circuit Design.
IC Processing. Initial Steps: Forming an active region Si 3 N 4 is etched away using an F-plasma: Si3dN4 + 12F → 3SiF 4 + 2N 2 Or removed in hot.
IC Fabrication/Process
CORPORATE INSTITUTE OF SCIENCE & TECHNOLOGY, BHOPAL DEPARTMENT OF ELECTRONICS & COMMUNICATIONS NMOS FABRICATION PROCESS - PROF. RAKESH K. JHA.
©2008 R. Gupta, UCSD COSMOS Summer 2008 Chips and Chip Making Rajesh K. Gupta Computer Science and Engineering University of California, San Diego.
Junction Formation The position of the junction for a limited source diffused impurity in a constant background is given by The position of the junction.
2. Design Determine grating coupler period from theory: Determine grating coupler period from theory: Determine photonic crystal lattice type and dimensions.
REFERENCE [1] : Jin-Woo Han, Beomseok Kim, Nobuhiko P. Kobayashi, Jing Li, and M. Meyyappan, a simple method for the determination of doping type in nanomaterials.
Questions/Problems on SEM microcharacterization Explain why Field Emission Gun (FEG) SEM is preferred in SEM? How is a contrast generated in an SEM? What.
CHAPTER 4: P-N JUNCTION Part I.
Fowler-Nordheim Tunneling in TiO2 for room temperature operation of the Vertical Metal Insulator Semiconductor Tunneling Transistor (VMISTT) Lit Ho Chong,Kanad.
Research Paper. Chapter 7: DOPANT DIFFUSION DOPANT DIFFUSION Introduction Introduction Basic Concepts Basic Concepts –Dopant solid solubility –Macroscopic.
Claudio Piemonte Firenze, oct RESMDD 04 Simulation, design, and manufacturing tests of single-type column 3D silicon detectors Claudio Piemonte.
Uttam Singisetti. , Mark A. Wistey, Greg J. Burek, Ashish K
Ion Implantation CEC, Inha University Chi-Ok Hwang.
Solid State Devices EE 3311 SMU
Process integration 2: double sided processing, design rules, measurements
Manufacturing Process I
Chapter 1 & Chapter 3.
6.3.3 Short Channel Effects When the channel length is small (less than 1m), high field effect must be considered. For Si, a better approximation of field-dependent.
Optional Reading: Pierret 4; Hu 3
Lecture #25 OUTLINE Device isolation methods Electrical contacts to Si
Manufacturing Process I
SILICON MICROMACHINING
Nanocharacterization (III)
Parasitic resistance in MOSFETs
Lecture #15 OUTLINE Diode analysis and applications continued
Manufacturing Process I
Metal Assisted Chemical Etching (MacEtch)
CSE 87 Fall 2007 Chips and Chip Making
Presentation transcript:

Center for High Resolution Electron Microscopy CENTER FOR SOLID STATE SCIENCES, ARIZONA STATE UNIVERSITY OFFICE OF NAVAL RESEARCH Two-dimensional electrical characterization of ultra shallow source/drain extensions for nanoscale MOSFETs Uttam Singisetti presented by Science and Engineering of Materials Program Arizona State University Advisor: Professor Stephen Goodnick Electrical Engineering Department

Center for High Resolution Electron Microscopy CENTER FOR SOLID STATE SCIENCES, ARIZONA STATE UNIVERSITY OFFICE OF NAVAL RESEARCH Outline of the Talk Background and Motivation for the work Fabrication of ultra shallow junctions (USJ) One-dimensional (1-D) Secondary Ion Mass Spectroscopy analysis of USJs Electron holography (EH) technique and 1-D analysis using EH 2-D Electron Holography Results of the USJs Interpretation of results and conclusion

Center for High Resolution Electron Microscopy CENTER FOR SOLID STATE SCIENCES, ARIZONA STATE UNIVERSITY OFFICE OF NAVAL RESEARCH MOSFET Scaling and ITRS Requirements Moore’s Law has been driving force for the continued scaling of transistors

Center for High Resolution Electron Microscopy CENTER FOR SOLID STATE SCIENCES, ARIZONA STATE UNIVERSITY OFFICE OF NAVAL RESEARCH International Technology Roadmap for Semiconductors (ITRS) identifies the features for future generations 2003 ITRS Requirements for Ultra Shallow Junctions for source/drain extensions

Center for High Resolution Electron Microscopy CENTER FOR SOLID STATE SCIENCES, ARIZONA STATE UNIVERSITY OFFICE OF NAVAL RESEARCH Major challenges are Ultra shallow junction depths to reduce short channel effects Low sheet resistance High lateral abruptness 2-D control of the doping profile (Gate Overlap or lateral diffusion) Poly gate SourceDrain Oxide Junction Depth Gate Overlap

Center for High Resolution Electron Microscopy CENTER FOR SOLID STATE SCIENCES, ARIZONA STATE UNIVERSITY OFFICE OF NAVAL RESEARCH ASU Nano-CMOS Process Aim: To fabricate sub-50 nm gate length NMOSFET and integrate with Si Single Electron Transistor (SET) Key Fabrication Steps are  Source/Drain Fabrication by Rapid Thermal Diffusion (RTD) from heavily doped Spin-on-Glass (SOG)  Self-aligned Gate Sidewall Spacers by RPECVD oxide/nitride and Reactive Ion Etching (RIE)  Gate length definition by Electron Beam Lithography Status  300 nm and 90 nm n channel MOSFETS fabricated successfully  Failure of 70 nm gate length MOSFET due to Source-Drain overlap

Center for High Resolution Electron Microscopy CENTER FOR SOLID STATE SCIENCES, ARIZONA STATE UNIVERSITY OFFICE OF NAVAL RESEARCH Motivation Fabricate ultra shallow junctions below 40 nm using Rapid Thermal Diffusion One-dimensional chemical characterization of the USJs using SIMS One-dimensional electrical characterization by Electron Holography Two-dimensional characterization of the USJs and estimation of the lateral diffusion in USJs

Center for High Resolution Electron Microscopy CENTER FOR SOLID STATE SCIENCES, ARIZONA STATE UNIVERSITY OFFICE OF NAVAL RESEARCH Fabrication of Ultra Shallow Junctions Deposit 200 nm of LPCVD silicon nitride on heavily B doped p-type substrate Nitride film is patterned by optical lithography and reactive ion etching to open diffusion windows P doped Spin-on-Glass is spun and baked to drive away solvents Rapid thermal diffusion carried out in a TAMRAK RTA equipment SOG removed by etching in HF and 100 nm Cr metal deposited for TEM sample preparation for electron holography. Heavily B doped Si Silicon Nitride Lithography Spin SOG RTD Al Etch Mask Nitride Mask P doped SOG

Center for High Resolution Electron Microscopy CENTER FOR SOLID STATE SCIENCES, ARIZONA STATE UNIVERSITY OFFICE OF NAVAL RESEARCH Vertical Diffusion mask is critical for accurate 2-D profiling of USJs Al Etch Mask Si Substrate RIE with CF 4 gas only Oxide

Center for High Resolution Electron Microscopy CENTER FOR SOLID STATE SCIENCES, ARIZONA STATE UNIVERSITY OFFICE OF NAVAL RESEARCH Al Etch Mask Nitride Silicon Substrate RIE with optimized values of power and pressure and CF 4 and O 2 gas flow

Center for High Resolution Electron Microscopy CENTER FOR SOLID STATE SCIENCES, ARIZONA STATE UNIVERSITY OFFICE OF NAVAL RESEARCH

Center for High Resolution Electron Microscopy CENTER FOR SOLID STATE SCIENCES, ARIZONA STATE UNIVERSITY OFFICE OF NAVAL RESEARCH Two USJs with nitride mask and one USJ with oxide mask were fabricated following the procedure discussed 1-D chemical analysis was carried out by Secondary Ion Mass Spectroscopy (SIMS) Sputtered Ions (P, B) Cs + Ion Gun Quadrupole Mass Analyzer Back Scattered Ions 13 kV -1 kV

Center for High Resolution Electron Microscopy CENTER FOR SOLID STATE SCIENCES, ARIZONA STATE UNIVERSITY OFFICE OF NAVAL RESEARCH MJD SIMS Analysis carried out using 14 keV Cs + primary ion source in the CAMECA IMS 3F equipment at ASU The Metallurgical Junction Depth (MJD) as determined from SIMS is 30 nm and 60 nm respectively for the two junctions

Center for High Resolution Electron Microscopy CENTER FOR SOLID STATE SCIENCES, ARIZONA STATE UNIVERSITY OFFICE OF NAVAL RESEARCH MJD of 50 nm as determined from for USJ with oxide diffusion mask

Center for High Resolution Electron Microscopy CENTER FOR SOLID STATE SCIENCES, ARIZONA STATE UNIVERSITY OFFICE OF NAVAL RESEARCH Recoil Implantation or “knock-on” effect in SIMS SIMS profile of a delta doped P sample measures in CAMEC IMF 3F The “knock-on” effect seen is quite significant Delta Layer

Center for High Resolution Electron Microscopy CENTER FOR SOLID STATE SCIENCES, ARIZONA STATE UNIVERSITY OFFICE OF NAVAL RESEARCH CAMECA IMS 6F at North Carolina State University has been optimized for minimal “knock-on” effects for P measurement This System uses 3 keV Cs + primary ion and has post sputter acceleration system The SIMS profile shows a higher surface concentration and drops rapidly, which is typical of P junctions

Center for High Resolution Electron Microscopy CENTER FOR SOLID STATE SCIENCES, ARIZONA STATE UNIVERSITY OFFICE OF NAVAL RESEARCH Electron Holography a Transmission Electron Microscopy Technique Philips CM200 FEG TEM, ASU Lorentz lens Hologram Electrostatic Biprism Field Emission Gun CCD camera Object Wave Reference wave through vacuum USJ Sample Digital Hologram

Center for High Resolution Electron Microscopy CENTER FOR SOLID STATE SCIENCES, ARIZONA STATE UNIVERSITY OFFICE OF NAVAL RESEARCH Digital Hologram Reconstruction Digital Hologram Fourier Transform Inverse Fourier Transform Complex Image Phase Image Thickness Image

Center for High Resolution Electron Microscopy CENTER FOR SOLID STATE SCIENCES, ARIZONA STATE UNIVERSITY OFFICE OF NAVAL RESEARCH Reconstructed phase image of 30 nm MJD sample Bright region indicates presence of a junction n+n+ Nitride Vacuum 100 nm p Phase Images are converted to potential image by Where C E is the interaction constant Which depends on the acceleration voltage of the electrons, V 0 mean inner potential of Si 1-D Scan Cr from Sample Preparation

Center for High Resolution Electron Microscopy CENTER FOR SOLID STATE SCIENCES, ARIZONA STATE UNIVERSITY OFFICE OF NAVAL RESEARCH 1-D Measured and Simulated Potential Profiles Simulation for 100% activation Conversion of 1D Potential Profiles to 1D Electric Field and Total Charge Distribution * Ref: The potential profile is simulated from the SIMS profile using a self- consistent Poisson Solver *

Center for High Resolution Electron Microscopy CENTER FOR SOLID STATE SCIENCES, ARIZONA STATE UNIVERSITY OFFICE OF NAVAL RESEARCH Electrical Junction Depth (EJD) is the point where the total charge goes to zero. This is the point of inflection on the 1D potential profile The EJD from Electron Holography is ~ 25 nm Derived From Electron Holography

Center for High Resolution Electron Microscopy CENTER FOR SOLID STATE SCIENCES, ARIZONA STATE UNIVERSITY OFFICE OF NAVAL RESEARCH EJD ~ 27 nm Simulation of the Electric Field and Total Charge concentration from the SIMS profile using a Poisson Solver Simulated from SIMS data

Center for High Resolution Electron Microscopy CENTER FOR SOLID STATE SCIENCES, ARIZONA STATE UNIVERSITY OFFICE OF NAVAL RESEARCH Similar 1-D analysis was carried out for the 65 nm USJ and USJ with oxide mask 200 nm 1D Scan Nitride

Center for High Resolution Electron Microscopy CENTER FOR SOLID STATE SCIENCES, ARIZONA STATE UNIVERSITY OFFICE OF NAVAL RESEARCH 1-D Potential profile for the 65 nm USJ from the from EH and Simulation of SIMS profile EJD 1-D Electric field and total charge from EH and Simulation gave an EJD value of ~60 nm

Center for High Resolution Electron Microscopy CENTER FOR SOLID STATE SCIENCES, ARIZONA STATE UNIVERSITY OFFICE OF NAVAL RESEARCH Two-Dimensional Analysis of the USJs Nitride Mask 100 nm n+n+ p Si ~ 30 nm ~ 5nm Vacuum Cr from TEM Sample Preparation The dark contour line is the halfway point of the total variation of the potential in the Space charge region Rescaled 2-D Potential Image from EH

Center for High Resolution Electron Microscopy CENTER FOR SOLID STATE SCIENCES, ARIZONA STATE UNIVERSITY OFFICE OF NAVAL RESEARCH 200 nm n+n+ p Si Nitride mask ~ 65 nm Vacuum ~ 5nm 2-D Potential Image from EH for the 65 nm MJD Sample 200 nm ~ 65 nm Nitride Si 2-D charge image (arbitrary units) 2-D Poisson Equation

Center for High Resolution Electron Microscopy CENTER FOR SOLID STATE SCIENCES, ARIZONA STATE UNIVERSITY OFFICE OF NAVAL RESEARCH 2-D Analysis of the USJ with oxide diffusion mask 100 nm Oxide p n+n+ ~ 50 nm

Center for High Resolution Electron Microscopy CENTER FOR SOLID STATE SCIENCES, ARIZONA STATE UNIVERSITY OFFICE OF NAVAL RESEARCH The lateral diffusion USJs with nitride mask is retarded compared to the lateral diffusion in USJs with oxide mask The stress induced in Si substrate due to nitride film could be the factor for observed lateral diffusion The diffusion constant (D) and equilibrium concentration of interstitials are dependent on stress in Si substrate

Center for High Resolution Electron Microscopy CENTER FOR SOLID STATE SCIENCES, ARIZONA STATE UNIVERSITY OFFICE OF NAVAL RESEARCH Nitride Si Stress Simulation near the nitride mask edge in ATHENA Process Simulator Presence of high stress near the edge This can be correlated to the observed diffusion profile in EH

Center for High Resolution Electron Microscopy CENTER FOR SOLID STATE SCIENCES, ARIZONA STATE UNIVERSITY OFFICE OF NAVAL RESEARCH Stress simulation for Si substrate under oxide mask shows an order of magnitude less stress than with a nitride mask Oxide Si

Center for High Resolution Electron Microscopy CENTER FOR SOLID STATE SCIENCES, ARIZONA STATE UNIVERSITY OFFICE OF NAVAL RESEARCH Nitride Si Nitride Mask 100 nm n+n+ p Si Vacuum Cr from TEM Sample Preparation Oxide Si 100 nm Oxide p n+n+ ~ 50 nm

Center for High Resolution Electron Microscopy CENTER FOR SOLID STATE SCIENCES, ARIZONA STATE UNIVERSITY OFFICE OF NAVAL RESEARCH The LPCVD nitride is under high stress, it can relieve stress by generating Frenkel Pairs at the Si/Si 3 N 4 interface. The Si interstitials go into the film and relieve the stress. The vacancies are injected into the substrate which cause an undersaturation of interstitials via recombination reaction This could suppress the diffusion of phosphorus under the nitride film as phosphorus predominantly diffuses via an interstitial mechanism The observed anisotropy could be due to any of the above discussed factors or a combination of these factors There is a supersaturation of vacancies and undersaturation of interstitials in the Si substrate underneath nitride film, this is due to the dynamic state of the nitride film

Center for High Resolution Electron Microscopy CENTER FOR SOLID STATE SCIENCES, ARIZONA STATE UNIVERSITY OFFICE OF NAVAL RESEARCH Conclusion and Future Work  Two-dimensional electrical junction depth (EJD) delineation was carried out on ultra shallow junctions  Reduced lateral diffusion was observed for junctions with a nitride mask than with an oxide mask  Stress in the Si substrate under nitride mask was simulated as a possible factor for the observed phenomenon  Diffusion mask dependent lateral diffusion can be used to engineer source/drain extensions in nano-scale MOSFETS via “Defect Engineering”  Complimentary measurements using Scanning Spreading Resistance Microscopy can substantiate the observed anisotropy in diffusion

Center for High Resolution Electron Microscopy CENTER FOR SOLID STATE SCIENCES, ARIZONA STATE UNIVERSITY OFFICE OF NAVAL RESEARCH Silicon Al Oxide Questions or Comments ?