9/15/09 - L14 Functional BlocksCopyright 2009 - Joanne DeGroat, ECE, OSU1 Combinational Functional Blocks & Rudimentary Logic functions.

Slides:



Advertisements
Similar presentations
DAT2343 Basic Logic Gates © Alan T. Pinck / Algonquin College; 2003.
Advertisements

9/15/09 - L6 Other Gate typesCopyright Joanne DeGroat, ECE, OSU1 Other gate types.
L23 – Adder Architectures. Adders  Carry Lookahead adder  Carry select adder (staged)  Carry Multiplexed Adder  Ref: text Unit 15 9/2/2012 – ECE 3561.
L9 – State Assignment and gate implementation. States Assignment  Rules for State Assignment  Application of rule  Gate Implementation  Ref: text.
Encoders Three-state devices Multiplexers
Overview Part 2 – Combinational Logic Functions and functional blocks
Functions and Functional Blocks
Henry Hexmoor1 C hapter 4 Henry Hexmoor-- SIUC Rudimentary Logic functions: Value fixing Transferring Inverting.
ECE 2372 Modern Digital System Design
Combinational Logic Design
Overview Part 2 – Combinational Logic
CPEN Digital System Design
CS 151 Digital Systems Design Lecture 15 Magnitude Comparators and Multiplexers.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 3 – Combinational Logic Design Part 2 –
Informationsteknologi Friday, October 19, 2007Computer Architecture I - Class 81 Today’s class Digital Logic.
9/15/09 - L15 Decoders, Multiplexers Copyright Joanne DeGroat, ECE, OSU1 Binary additon & subtraction.
9/15/09 - L22 Sequential Circuit Design Copyright Joanne DeGroat, ECE, OSU1 Sequential Circuit Design Creating a sequential circuit to address a.
9/15/09 - L25 Registers & Load Enable Copyright Joanne DeGroat, ECE, OSU1 Registers & Load Enable.
L23 – Arithmetic Logic Units. Arithmetic Logic Units (ALU)  Modern ALU design  ALU is heart of datapath  Ref: text Unit 15 9/2/2012 – ECE 3561 Lect.
Arithmetic Operations and Circuits Lecture 5. Binary Arithmetic let’s look at the procedures for performing the four basic arithmetic functions: addition,
9/15/09 - L3 CodesCopyright Joanne DeGroat, ECE, OSU1 Codes.
9/15/09 - L5 Boolean AlgebraCopyright Joanne DeGroat, ECE, OSU1 Boolean Algebra.
Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use Logic and Computer Design.
9/15/09 - L15 Decoders, Multiplexers Copyright Joanne DeGroat, ECE, OSU1 Decoders and Multiplexers.
9/15/09 - L6 Standard FormsCopyright Joanne DeGroat, ECE, OSU1 Standard Forms.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 3 – Combinational Logic Design Part 2 –
9/15/09 - L7 Two Level Circuit Optimization Copyright Joanne DeGroat, ECE, OSU1 Two Level Circuit Optimiztion An easier way to generate a minimal.
Three-state devices Multiplexers
9/15/09 - L27 CountersCopyright Joanne DeGroat, ECE, OSU1 Final Exam Review Exam Time: MONDAY o dark 30 7:30AM this room.
1 DIGITAL ELECTRONICS. 2 OVERVIEW –electronic circuits capable of carrying out logical (boolean) and arithmetic operations on information stored as binary.
1/8/ L3 Data Path DesignCopyright Joanne DeGroat, ECE, OSU1 ALUs and Data Paths Subtitle: How to design the data path of a processor.
1 Lecture #7 EGR 277 – Digital Logic Reading Assignment: Chapter 4 in Digital Design, 3 rd Edition by Mano Chapter 4 – Combinational Logic Circuits A)
9/15/09 - L15 Decoders, Multiplexers Copyright Joanne DeGroat, ECE, OSU1 Decoders and Multiplexer Circuits.
Combinational Design, Part 3: Functional Blocks
Sequential Design Basics. Lecture 2 topics  A review of devices that hold state A review of Latches A review of Flip-Flops 8/22/2012 – ECE 3561 Lect.
9/15/09 - L4 Combinational Logic - Gates Copyright Joanne DeGroat, ECE, OSU1 Combinational Logic Circuits – Gates.
9/15/09 - L21 Sequential Circuit Analaysis Copyright Joanne DeGroat, ECE, OSU1 Sequential Circuit Analysis.
9/15/09 - L24 Other FF TypesCopyright Joanne DeGroat, ECE, OSU1 Other FF Types.
Fall 2004EE 3563 Digital Systems Design EE 3563 Combinational Design Practices  Change in reading assignment: 5.3.1,  SSI – Small Scale Integration.
9/15/09 - L15 Decoders, Multiplexers Copyright Joanne DeGroat, ECE, OSU1 Decoders and Multiplexer Circuits.
9/15/09 - L26 Shift RegistersCopyright Joanne DeGroat, ECE, OSU1 Shift Registers.
9/15/09 - L13 Technology Mapping & Verificaiton Copyright Joanne DeGroat, ECE, OSU1 Technology Mapping and Verification.
Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use Logic and Computer Design.
1/8/ Extra CreditCopyright Joanne DeGroat, ECE, OSU1 PS3xcr Extra Credit Project Modification that can be done to the datapath.
L19 – Resolved Signals. Resolved Signals  What are resolved signals In systems In VHDL Resolution – Isn’t that for resolving conflicts?  Ref: text Unit.
ECE 3110: Introduction to Digital Systems Chapter 5 Combinational Logic Design Practices Three-state devices Multiplexers.
CS1Q Computer Systems Lecture 8
1 Fundamentals of Computer Science Combinational Circuits.
9/15/09 - L19 Sequential CircuitsCopyright Joanne DeGroat, ECE, OSU1 Sequential Cirucits.
Chapter 3: Combinational Functions and Circuits 3-5 to 3-7: Decoders
CS151 Introduction to Digital Design Chapter 3: Combinational Logic Design 3-5 Combinational Functional Blocks 3-6 Rudimentary Logic Functions 3-7 Decoding.
ECE 2110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Multiplexers.
ECE 2110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices XOR and parity check Circuits.
Lecture #17 Page 1 ECE 4110–5110 Digital System Design Lecture #17 Agenda 1.MSI Multiplexers 2.MSI Encoders Announcements Test 1 closed book, Wednesday.
Common Elements in Sequential Design. Lecture 3 topics  Registers and Register Transfer  Shift Registers  Counters Basic Counter Partial sequence counters.
Chapter 3 Combinational Logic Design II
Overview Part 2 – Combinational Logic Functions and functional blocks
Logic Gates.
EI205 Lecture 5 Dianguang Ma Fall 2008.
Computer Architecture & Operations I
Copyright Joanne DeGroat, ECE, OSU
Incrementing and Decrementing
Chapter 3 – Combinational Logic Design
L25 – Datapath ALU.
EET 1131 Unit 3 Basic Logic Gates
L11 – Midterm Review.
Lecture 5 Binary Operation Boolean Logic. Binary Operations Addition Subtraction Multiplication Division.
L25 – Final Review AU 15 Final Exam – Classroom – Journalism 300
Presentation transcript:

9/15/09 - L14 Functional BlocksCopyright Joanne DeGroat, ECE, OSU1 Combinational Functional Blocks & Rudimentary Logic functions

9/15/09 - L14 Functional Blocks Copyright Joanne DeGroat, ECE, OSU2 Class 14 – Logic Blocks  What is a combinational logic function block  Examples of low level blocks  Material from section 3-5 and 3-6 of text

What is a functional block?  In the design of digital circuits certain operations are present in many designs. The specific logic circuits for that function can be formed into a functional block that can be reused many times.  In the past (ancient times ) many of these were manufactured on integrated circuits, small-scale(SSI) and medium-scale(MSI). 9/15/09 - L14 Functional Blocks Copyright Joanne DeGroat, ECE, OSU3

Functional Blocks  Today – Have advanced to Very Large Scale Integrated (VLSI) circuits. Today’s functional blocks  USB controller  Bus controller  ALUs  Register set  PCI controller  ESATA controller 9/15/09 - L14 Functional Blocks Copyright Joanne DeGroat, ECE, OSU4

Typical past blocks  SSI Quad 2 input AND gate Hex inveter Dual D F/F  MSI 4-bit ALU 4-bit Register 9/15/09 - L14 Functional Blocks Copyright Joanne DeGroat, ECE, OSU5

Rudimentary Logic Functions  Value Fixing, Transferring and Inverting  Functions of 1 variable XF=0F=XF=X’F= /15/09 - L14 Functional Blocks Copyright Joanne DeGroat, ECE, OSU6

Implementation of these functions  Implementation of the functions of 1 variable  2 representation for the F=1 and F=0 case 9/15/09 - L14 Functional Blocks Copyright Joanne DeGroat, ECE, OSU7

Extension of this basic function  Was applied to just a single bit  Can be extended to multiple bits  Multibit specification F 3 F 2 F 1 F 0 F(3:0) denotes the same four bits 9/15/09 - L14 Functional Blocks Copyright Joanne DeGroat, ECE, OSU8

Example – Lecture Hall Lighting  The problem: 3 modes of operation for two switches, one on podium and one on wall.  Mode M 0 : Either switch P or R turn house lights on or off.  Mode M 1 : Only switch P turns house lights on or off.  Mode M 0 : Only switch R turns house lights on or off. 9/15/09 - L14 Functional Blocks Copyright Joanne DeGroat, ECE, OSU9

Solution  Truth table  Input P=0 says lights off, 1 says lights on  Input R=0 says lights off, 1 says light on  Mode says who has control 9/15/09 - L14 Functional Blocks Copyright Joanne DeGroat, ECE, OSU10

Could be bad  There are actually 5 inputs  a 32 entry truth table.  Fig 3-14 from text. Implementation 9/15/09 - L14 Functional Blocks Copyright Joanne DeGroat, ECE, OSU11

And refinement of I’s  Giving a final implementation of 9/15/09 - L14 Functional Blocks Copyright Joanne DeGroat, ECE, OSU12

Enabling  Problem: Some devices on your car only work if key is in the ignition and turned on.  Ignition Switch – IG 0 if off and 1 if on  Devices controlled Radio Windows 9/15/09 - L14 Functional Blocks Copyright Joanne DeGroat, ECE, OSU13

Formulation  The truth table and implementation  This is a typical enabling circuit. 9/15/09 - L14 Functional Blocks Copyright Joanne DeGroat, ECE, OSU14

Class 14 assignment  Covered sections 3-5 and 3-6  Problems for hand in none  Problems for practice none  Reading for next class: sections 3-7 and /15/09 - L14 Functional Blocks Copyright Joanne DeGroat, ECE, OSU15