Digital Digital: Chapter 8. Sequential Logic Design Practices 1 Chapter 8. Sequential Logic Design Practices.

Slides:



Advertisements
Similar presentations
Flip-Flops, Registers, Counters, and a Simple Processor
Advertisements

Flip-Flops and Related Devices Wen-Hung Liao, Ph.D.
Sequential Circuits A Basic sequential circuit is nothing but a combinational circuit with some feedback paths between its output and input terminals.
Ch 8. Sequential logic design practices 1. Documentation standards ▶ general requirements : signal name, logic symbol, schematic logic - state machine.
1 EE121 John Wakerly Lecture #10 Some shift-register stuff Sequential-circuit analysis.
EE365 Adv. Digital Circuit Design Clarkson University Lecture #13 Clock Skew & Synchronization.
The clock 10/23/20081ECE Lecture. Clocking Issues Clock Skew Gating the clock Section 8.8 of text 10/23/20082ECE Lecture.
CMPUT Computer Organization and Architecture II1 CMPUT329 - Fall 2003 TopicJ: Counters José Nelson Amaral.
8.4 Counters NextReturn Any clocked sequential circuit whose state diagram contains a single cycle is called a counter. The number of states in the cycle.
EE42/100 Fall 2005 Prof. Fearing 1 Week 12/ Lecture 22 Nov. 17, Overview of Digital Systems 2.CMOS Inverter 3.CMOS Gates 4.Digital Logic 5.Combinational.
Flip-Flops and Related Devices Wen-Hung Liao, Ph.D. 4/10/2002.
CMPUT Computer Organization and Architecture II1 CMPUT329 - Fall 2003 TopicJ: Counters José Nelson Amaral.
11/16/2004EE 42 fall 2004 lecture 331 Lecture #33: Some example circuits Last lecture: –Edge triggers –Registers This lecture: –Example circuits –shift.
Shift Registers and Shift Register Counters
Parallel–to-serial conversion(P712) 8.5 Shift Registers NextReturn serial input Shift-Register Structure serial output parallel input parallel output.
Sequential PLD timing Registers Counters Shift registers
Flip-Flops and Related Devices
C.S. Choy1 SEQUENTIAL LOGIC A circuit’s output depends on its previous state (condition) in addition to its current inputs The state of the circuit is.
Digital Logic Design Lecture 24. Announcements Homework 8 due today Exam 3 on Tuesday, 11/25. – Topics for exam are up on the course webpage.
Chapter 7 -- Modular Sequential Logic. Serial-in, Serial-out Shift Register.
3. Flip-flops ReturnNext 8.1 Sequential-Circuit Documentation Standards As a whole, basic documentation standards include signal naming, logic symbols,
Sistemas Digitais I LESI - 2º ano Lesson 8 - Sequential Design Practices U NIVERSIDADE DO M INHO E SCOLA DE E NGENHARIA Prof. João Miguel Fernandes
1 Digital Design: Sequential Logic Blocks Credits : Slides adapted from: J.F. Wakerly, Digital Design, 4/e, Prentice Hall, 2006 C.H. Roth, Fundamentals.
Registers and Counters
Sequential Circuit  It is a type of logic circuit whose output depends not only on the present value of its input signals but on the past history of its.
Chapter 3: Sequential Logic Circuit EKT 121 / 4 ELEKTRONIK DIGIT 1.
Chapter 9 Counters.
Lecture 21 Overview Counters Sequential logic design.
SEQUENTIAL CIRCUITS USING TTL 74XX ICS
Registers and Counters
Chapter 1_4 Part II Counters
Flip-Flop Applications Registers.  a register is a collection of flip-flops  basic function is to hold information  a shift register is a register.
EE345: Introduction to Microcontrollers Register and Counters Prof. Ahmad Abu-El-Haija.
Registers and Counters
ECE 301 – Digital Electronics Flip-Flops and Registers (Lecture #15)
Counters Clocked sequential circuit whose state diagram contains a single cycle. Modulus – number of states in the cycle. Counters with non-power of 2.
1 Shift Registers. –Definitions –I/O Types: serial, parallel, combinations –Direction: left, right, bidirectional –Applications –VHDL implementations.
EE24C Digital Electronics Projects
CHAPTER 12 REGISTERS AND COUNTERS
1 Registers and Counters A register consists of a group of flip-flops and gates that affect their transition. An n-bit register consists of n-bit flip-flops.
Digital Design: Principles and Practices
SEQUENTIAL CIRCUITS Component Design and Use. Register with Parallel Load  Register: Group of Flip-Flops  Ex: D Flip-Flops  Holds a Word of Data 
Princess Sumaya Univ. Computer Engineering Dept. Chapter 6:
EE365 Adv. Digital Circuit Design Clarkson University Lecture #12 Registers and Counters.
CYU / CSIE / Yu-Hua Lee / E- 1 數位邏輯 Digital Fundamentals Chapter 9 Counters.
Digital Design Lectures 11 & 12 Shift Registers and Counters.
1 CSE370, Lecture 15 Lecture 15 u Logistics n HW5 due this Friday n HW6 out today, due Friday Feb 20 n I will be away Friday, so no office hour n Bruce.
7-6 단일 레지스터에서 Microoperation Multiplexer-Based Transfer  Register 가 서로 다른 시간에 둘 이상의 source 에서 data 를 받을 경우 If (K1=1) then (R0 ←R1) else if (K2=1) then.
Chapter 1_4 Part III more on … Counters Chapter 1_4 Part III more on … Counters.
1 Register A register is a sequential circuit that can be set to a specific state and retain that state until externally changed. –State is a combination.
Digital Computer Concept and Practice Copyright ©2012 by Jaejin Lee Logic Circuits II.
Sequential logic circuits
Clock in Digital Systems. Combinational logic circuit A combinational logic circuit is one whose outputs depend only on its current inputs
Digital Electronics Electronics Technology Landon Johnson Shift Registers.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Logic Design Dr. Oliver Faust.
EE121 John Wakerly Lecture #9
Counters.
Digital System Design using VHDL
Chap 5. Registers and Counters
Counters and registers Eng.Maha Alqubali. Registers Registers are groups of flip-flops, where each flip- flop is capable of storing one bit of information.
Dept. of Electrical Engineering
CHAPTER 14 Digital Systems. Figure 14.1 RS flip-flop symbol and truth table Figure
1 CHAPTER 12 REGISTERS AND COUNTERS This chapter in the book includes: Objectives Study Guide 12.1Registers and Register Transfers 12.2Shift Registers.
Flip-Flops and Related Devices
Lecture No. 24 Sequential Logic.
Lecture 17 Logistics Last lecture Today HW5 due on Wednesday
Digital Logic Department of CNET Chapter-6
Digital Logic Department of CNET Chapter-6
14 Digital Systems.
Lecture 17 Logistics Last lecture Today HW5 due on Wednesday
Presentation transcript:

Digital Digital: Chapter 8. Sequential Logic Design Practices 1 Chapter 8. Sequential Logic Design Practices

Digital Digital: Chapter 8. Sequential Logic Design Practices 2 State-machine descriptions –Word descriptions –State tables –state diagrams –Transition lists –ABEL programs –VHDL programs Timing diagrams and specifications –A detailed timing diagram Timing margin –Indicates how much “worse than worst case” the individual components of a circuit can be without causing the circuit to fail. 8.1 Sequential-Circuit Documentation Standards

Digital Digital: Chapter 8. Sequential Logic Design Practices 3 Setup time margin t setup -t clk -t ffpd(max) - t comb(max) Hold time margin t ffpd(min) + t comb(min) -t hold For proper circuit operation we must have t setup -t clk -t ffpd(max) - t comb(max) > 0, and t ffpd(min) + t comb(min) -t hold > 0 Functional timing of a synchronous circuit (Fig. 8-2) Propagation delays of CMOS devices (Table 8.1)

Digital Digital: Chapter 8. Sequential Logic Design Practices Latches and Flip-Flops SSI latches and flip-flops (Fig. 8-3) Simple application of a latch –Switch debouncer (Fig. 8-4, Fig. 8-5, Fig. 8-6) Multibit registers and latches –Register: a collection of two or more flip-flops with a common clock input. –74x175 (Fig. 8-8), 74x174 (Fig. 8-9) –74x374 8-bit register and 74x273 (Fig. 8-10, Fig. 8-12) –74x373 8-bit latch (Fig. 8-11) –74x377 8-bit register with gated clock (Fig. 8-13) Registers and latches in ABELs and PLDs Registers and latches in VHDL

Digital Digital: Chapter 8. Sequential Logic Design Practices Counters Counter –Any clocked sequential circuit whose state diagram contains a single cycle. (Fig. 8-26) Modulus of a counter –is the number of states in the cycle. Modulo-m counter (divide-by-m counter) –A counter with m states n-bit binary counter –A counter has n flip-flops and has 2 n states, which are visited in the sequence 0, 1, 2, …, 2 n -1, 0, 1, …. Ripple counter (Fig. 8-27) –The quickest time when the most significant bit change is nt TQ

Digital Digital: Chapter 8. Sequential Logic Design Practices 6 Synchronous counter –A synchronous counter connects all of its flip-flops clock inputs to the same common CLK signal. (Fig. 8-28) –All flip-flop will change their outputs after only t TQ. –Synchronous serial counter (Fig. 8-28) The minimal time period that two successive clock ticks can be applied is t TQ +3t AND2 –Synchronous parallel counter (Fig. 8-29) The minimal time period that two successive clock ticks can be applied is t TQ +t AND4 MSI counters and applications –74x163 counter, Fig for logic symbol, Table 8-11 for state table, and Fig for logic diagram. –A free running 74x163 counter (Fig. 8-32), Fig for waveform.

Digital Digital: Chapter 8. Sequential Logic Design Practices 7 –Waveform for a free-running divide-by-10 counter (Fig. 8-34) –A modulo-11 counter (Fig. 8-35) –Another modulo-11 counter (Fig. 8-36) –A excess-3 decimal counter (Fig. 8-37), Fig for waveforms. –Cascading 74x163 counters (Fig. 8-39) –A modulo-193 counter (Fig. 8-40) Counters in ABEL and PLDs Counters in VHDL

Digital Digital: Chapter 8. Sequential Logic Design Practices Shift Registers A shift register is an n-bit register with a provisions for shifting its stored data by one bit position at each clock tick. – Serial-in, serial-out shift register (Fig. 8-46). –Serial-in, parallel-out shift register (Fig. 8-47) –Parallel-in, serial-out shift register (Fig. 8-48) –Parallel-in, parallel-out shift register (Fig. 8-49) MSI shift registers –74x164, 74x166, 74x194 (Fig. 8-50) –Logic diagram for 74x194 (Fig. 8-51) –Function table for 74x194 (Table 8-18) –8-bit universal shift register: 74x299 (Table 8-19, Fig. 8-52, 8- 53)

Digital Digital: Chapter 8. Sequential Logic Design Practices The World’s Biggest Shift-Register Application Digital telephony Central office Serial channel Multiplex ISDN (Integrated Services Digital Network)

Digital Digital: Chapter 8. Sequential Logic Design Practices Serial/Parallel Conversion Digital transmission system (Fig. 8-54) –Three signals accomplish transfer Clock –2.048 MHz, 32x bit bytes/per second –A frame contains 256 bits (equal to 125  s) –A time slot contains 8 bits Serial data Synchronization –SYNC: 1-bit wide to indicate the beginning of a frame Timing diagram for parallel-to-serial conversion (Fig. 8-55) Transmitter (Fig. 8-56) Receiver (Fig. 8-56) Timing diagram for serial-to-parallel conversion (Fig. 8-58)

Digital Digital: Chapter 8. Sequential Logic Design Practices ~8.5.6 Shift-Register Counter& Ring Counter A shift-register counter can be formed by combining a shift register with combinational logic such that its state diagram is cyclic. A ring counter is a shift-register counter that uses n-bit shift register to form a counter with n states. 4-bit ring counter (Fig. 8-59, 8-60) Problem with ring counter (Fig. 8-61) Self-correcting counter –Making all abnormal states transfer to normal states Self-correcting ring counter (Fig. 8-62, 8-63) Shift registers in ABEL and PLDS Shift registers in VHDL

Digital Digital: Chapter 8. Sequential Logic Design Practices Synchronous Design Methodology In a synchronous system, all flip-flops are clocked by the same common clock signal, and preset and clear inputs are not used, except for system initialization. A synchronous system structure (Fig. 8-79) Timing for a synchronous system (Fig. 8-80)

Digital Digital: Chapter 8. Sequential Logic Design Practices Impediments to Synchronous Design Clock skew –Definition The difference between arrival times of the clock at different memory devices –Example of clock skew (Fig. 8-85) –Influence of clock skew Reduce the setup and hold time margins. For proper operation t ffpd(min) + t comb(min) - t hold - t skew(max) > 0 t setup -t clk -t ffpd(max) - t comb(max) - t skew(max) > 0 –Reducing clock skew proper buffering the clock (Fig. 8-86) Better clock distribution (Fig. 8-87, 8-88)

Digital Digital: Chapter 8. Sequential Logic Design Practices 14 Gating clock –Why not to gate the clock (Fig. 8-89) –An acceptable way (Fig. 8-90) Asynchronous inputs –Why use the asynchronous inputs? –Problem with asynchronous inputs Meta-stable –Need synchronizers A simple one (Fig. 8-91)