ECE/ChE 4752: Microelectronics Processing Laboratory

Slides:



Advertisements
Similar presentations
MICROELECTROMECHANICAL SYSTEMS ( MEMS )
Advertisements

FABRICATION PROCESSES
CMOS Fabrication EMT 251.
Etch Process Trends. Etch process trends Most trends are not consistent. They depend on the specific values of input parameters. At point A, pressure.
Chapter 10 Etching Introduction to etching.
Tutorial 3 Derek Wright Wednesday, February 2 nd, 2005.
Section 3: Etching Jaeger Chapter 2 Reader.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #6.
Silicon Oxidation ECE/ChE 4752: Microelectronics Processing Laboratory Gary S. May January 15, 2004.
1 Microelectronics Processing Course - J. Salzman - Jan Microelectronics Processing Oxidation.
OXIDATION- Overview  Process Types  Details of Thermal Oxidation  Models  Relevant Issues.
Overview of Nanofabrication Techniques Experimental Methods Club Monday, July 7, 2014 Evan Miyazono.
Microelectronics Processing
Design and Implementation of VLSI Systems (EN1600) lecture04 Sherief Reda Division of Engineering, Brown University Spring 2008 [sources: Sedra/Prentice.
Microelectronics Processing
The Physical Structure (NMOS)
1 Microelectronics Processing Course - J. Salzman - Jan Microelectronics Processing Chemical Vapor Deposition.
The Deposition Process

ECE/ChE 4752: Microelectronics Processing Laboratory
YoHan Kim  Thin Film  Layer of material ranging from fractions of nanometer to several micro meters in thickness  Thin Film Process 
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #5.
Thin Film Deposition Prof. Dr. Ir. Djoko Hartanto MSc
MEMs Fabrication Alek Mintz 22 April 2015 Abstract
Device Fabrication Example
Etching and Cleaning Cleaning remove contaminated layers Etching remove defect layers, form pattern by selective material removal Wet etching: using reactive.
1 ME 381R Fall 2003 Micro-Nano Scale Thermal-Fluid Science and Technology Lecture 18: Introduction to MEMS Dr. Li Shi Department of Mechanical Engineering.
Lecture 11.0 Etching. Etching Patterned –Material Selectivity is Important!! Un-patterned.
Surface Preparation and Wet Processing
Rochester Institute of Technology - MicroE © REP/LFF 8/17/2015 Metal Gate PMOS Process EMCR201 PMOS page-1  10 Micrometer Design Rules  4 Design Layers.
Top Down Method Etch Processes
Chapter 10 ETCHING.
ES 176/276 – Section # 3 – 09/26/2011 Brief Overview from Section #2 – 09/19/2011 – MEMS examples:(MEMS Airbag accelerometer, Digital Micromirror Device,
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #7. Etching  Introduction  Etching  Wet Etching  Dry Etching  Plasma Etching  Wet vs. Dry Etching  Physical.
Plasma Etch and the MATEC Plasma Etcher Simulation
McGill Nanotools Microfabrication Processes
Micro-fabrication.
CS/EE 6710 CMOS Processing. N-type Transistor + - i electrons Vds +Vgs S G D.
Introduction After a thin film is deposited, it is usually etched to remove unwanted materials and leave the desired pattern on the wafer Need to etch.
반도체 제작 공정 재료공정실험실 동아대학교 신소재공학과 손 광 석 隨處作主立處開眞
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #2. Chip Fabrication  Silicon Ingots  Wafers  Chip Fabrication Steps (FEOL, BEOL)  Processing Categories 
1. A clean single crystal silicon (Si) wafer which is doped n-type (ColumnV elements of the periodic table). MOS devices are typically fabricated on a,
SEMINAR ON IC FABRICATION MD.ASLAM ADM NO:05-125,ETC/2008.
I.C. Technology Processing Course Trinity College Dublin.
Sample Preparation Techniques (Theory & Applications)- Deprocessing (i) Wet Chemical Etching.
Chapter Extra-2 Micro-fabrication process
SEMINAR PRESENTATION ON IC FABRICATION PROCESS
Introduction to Wafer fabrication Process
Top Down Manufacturing
Lithography. MAIN TYPES OF LITHOGRAPHY: * Photolithography * Electron beam lithography –X-ray lithography –Focused ion beam lithography –Neutral atomic.
NanoFab Trainer Nick Reeder June 28, 2012.
Top Down Method Etch Processes
Introduction EE1411 Manufacturing Process. EE1412 What is a Semiconductor? Low resistivity => “conductor” High resistivity => “insulator” Intermediate.
Spencer/Ghausi, Introduction to Electronic Circuit Design, 1e, ©2003, Pearson Education, Inc. Chapter 3, slide 1 Introduction to Electronic Circuit Design.
IC Processing. Initial Steps: Forming an active region Si 3 N 4 is etched away using an F-plasma: Si3dN4 + 12F → 3SiF 4 + 2N 2 Or removed in hot.
ISAT 436 Micro-/Nanofabrication and Applications Photolithography David J. Lawrence Spring 2004.
Etching: Wet and Dry Physical or Chemical.
 Refers to techniques for fabrication of 3D structures on the micrometer scale  Most methods use silicon as substrate material  Some of process involved.
CMOS FABRICATION.

Etching Chapters 11, 20, 21 (we will return to this topic in MEMS)
CMOS Fabrication EMT 251.
CMOS Fabrication CMOS transistors are fabricated on silicon wafer
Etching Processes for Microsystems Fabrication
Lecture 4 Fundamentals of Multiscale Fabrication
MEMS, Fabrication Cody Laudenbach.
Etch Dry and Wet Etches.
Silicon Wafer cm (5’’- 8’’) mm
1.6 Magnetron Sputtering Perpendicular Electric Magnetic Fields.
Chapter 1.
Presentation transcript:

ECE/ChE 4752: Microelectronics Processing Laboratory Etching ECE/ChE 4752: Microelectronics Processing Laboratory Gary S. May February 19, 2004

Outline Introduction Wet Chemical Etching Plasma Etching

Definition Recall: Photolithography = process of transferring patterns (on masks) onto a thin layer of photoresist Photoresist patterns must be transferred once more onto the underlying layers to produce circuit features Pattern transfer accomplished by selectively etching unmasked portions of a layer

Etching Hierarchy

Outline Introduction Wet Chemical Etching Plasma Etching

Uses Prior to thermal oxidation or epitaxial growth, wafers are chemically cleaned to remove contamination Especially suitable for blanket etches (i.e., over the whole wafer surface) of polysilicon, oxide, nitride, metals, and III-V compounds.

Mechanism Reactants transported by diffusion to surface Reactions occur at surface Products from surface removed by diffusion

Uniformity “Equality” of vertical etch rates at different sites on the wafer surface This is actually non-uniformity Alternative definitions: s/m

Silicon Etching Most etchants are mixtures of HNO3 and HF in water or acetic acid (CH3COOH). HNO3 oxidizes silicon to form an SiO2 layer: Si + 4HNO3 → SiO2 + 2H2O + 4NO2 HF is used to dissolve the SiO2 layer: SiO2+ 6HF → H2SiF6 +2H2O Water can be used as a diluent for this etchant, but acetic acid is preferred.

Orientation-Dependent Etching Some etchants dissolve a certain crystal plane of Si faster than another plane For Si, the (111) plane has more available bonds per unit area than the (110) and (100) planes Therefore, etch rate is slower for the (111) plane.

KOH Etching KOH is an orientation-dependent etchant for Si. Solution with 19 wt % KOH in deionized water at 80 oC removes the (100) plane at a much higher rate than the (110) and (111) planes [ratio of etch rates for (100):(110):(111) planes = 100:16:1].

SiO2 Etching Commonly etched in a dilute solution of HF with or without NH4F Adding NH4F is called a buffered HF solution (BHF), also called buffered-oxide-etch (BOE) Reaction for SiO2 etching: SiO2+ 6HF → H2SiF6 +2H2O SiO2 can also be etched in vapor-phase HF.

Outline Introduction Wet Chemical Etching Plasma Etching

where RL = lateral etch rate, RV = vertical etch rate Anisotropy Vertical features are desirable to increase circuit density. Quantitatively: where RL = lateral etch rate, RV = vertical etch rate

Plasma Fundamentals Plasma: ionized gas composed of equal numbers of positive and negative charges and a different number of unionized molecules Produced when electric field is applied to a gas, causing gas to break down and become ionized Initiated by free electrons that gain kinetic energy from electric field, collide with gas molecules, and lose energy. Energy transferred causes the gas molecules to be ionized (i.e., to free electrons). Free electrons gain kinetic energy from the field, and the process continues.

Plasma Etching Plasma etching - chemical reaction combined with physical ion bombardment Other names: ion milling sputter etching reactive ion etching reactive ion beam etching First explored as a cheaper alternative to wet solvent resist stripping in 1960’s and 70’s

Etch Equipment

Etch Mechanism Etchant species generated in plasma. Reactant transported by diffusion to surface. Reactant adsorbed on the surface. Chemical reaction (along with ion bombardment) forms volatile compounds. Compounds desorbed from surface, diffused into the bulk gas, and pumped out by vacuum system.

End-Point Control Dry etching has less etch selectivity than wet. Plasma reactor must be equipped with a monitor that indicates when the etching process is to be terminated (“end point detection” system). Laser interferometry is used to determine the end point.

Laser Interferometry Intensity of laser light reflected off thin film surface oscillates. Period of the oscillation related to change in film thickness where Dd = change in film thickness, l is the wavelength, and is the refractive index

Interferometry Example Typical signal from a silicide/polycrystalline Si gate etch Dd for polysilicon = 80 nm (measured by using a He-Ne laser with l = 632.8 nm)