A2T: automatic abstraction from RTL to TLM IPs. 2 Outline HIFSuite overview Motivation for abstraction Abstraction techniques Tool features Tested benchmarks.

Slides:



Advertisements
Similar presentations
SoC Challenges & Transaction Level Modeling (TLM) Dr. Eng. Amr T. Abdel-Hamid ELECT 1002 Spring 2008 System-On-a-Chip Design.
Advertisements

Some Trends in High-level Synthesis Research Tools Tanguy Risset Compsys, Lip, ENS-Lyon
Hub The Only Co-Simulation Tool of Its Kind on the Market The Only Co-Simulation Tool of Its Kind on the Market.
© 2004 Wayne Wolf Topics Task-level partitioning. Hardware/software partitioning.  Bus-based systems.
ECOE 560 Design Methodologies and Tools for Software/Hardware Systems Spring 2004 Serdar Taşıran.
February 28 – March 3, 2011 Stepwise Refinement and Reuse: The Key to ESL Ashok B. Mehta Senior Manager (DTP/SJDMP) TSMC Technology, Inc. Mark Glasser.
Evolution and History of Programming Languages Software/Hardware/System.
CSE241 Formal Verification.1Cichy, UCSD ©2003 CSE241A VLSI Digital Circuits Winter 2003 Recitation 6: Formal Verification.
Puneet Arora ESCUG, 09 Abstraction Levels in SoC Modelling.
GALAXY Project Final project review IHP, February 4th 2011 Tools Demonstration Dr Lilian Janin, Dr Doug Edwards - University of Manchester.
Addressing the System-on-a-Chip Interconnect Woes Through Communication-Based Design N. Vinay Krishnan EE249 Class Presentation.
Usage of System C Marco Steffan Overview Standard Existing Tools Companies using SystemC.
VERTAF: An Application Framework for Design and Verification of Embedded Real-Time Software Pao-Ann Hsiung, Shang-Wei Lin, Chih-Hao Tseng, Trong-Yen Lee,
Behavioral Design Outline –Design Specification –Behavioral Design –Behavioral Specification –Hardware Description Languages –Behavioral Simulation –Behavioral.
ECE Synthesis & Verification1 ECE 667 Spring 2011 Synthesis and Verification of Digital Systems Verification Introduction.
Spec-C, Handel-C, SystemC : A Comparative Study By: Nikola Rank 13 March 2006.
Review of “Embedded Software” by E.A. Lee Katherine Barrow Vladimir Jakobac.
Partial Order Reduction for Scalable Testing of SystemC TLM Designs Sudipta Kundu, University of California, San Diego Malay Ganai, NEC Laboratories America.
Transaction Level Modeling Definitions and Approximations Trevor Meyerowitz EE290A Presentation May 12, 2005.
Dipartimento di Informatica - Università di Verona Networked Embedded Systems The HW/SW/Network Cosimulation-based Design Flow Introduction Transaction.
1 Chapter 7 Design Implementation. 2 Overview 3 Main Steps of an FPGA Design ’ s Implementation Design architecture Defining the structure, interface.
Principle of Functional Verification Chapter 1~3 Presenter : Fu-Ching Yang.
Embedded Systems Design at Mentor. Platform Express Drag and Drop Design in Minutes IP Described In XML Databook s Simple System Diagrams represent complex.
© 2011 Xilinx, Inc. All Rights Reserved Intro to System Generator This material exempt per Department of Commerce license exception TSU.
© 2011 Xilinx, Inc. All Rights Reserved This material exempt per Department of Commerce license exception TSU Xilinx Tool Flow.
Role of Standards in TLM driven D&V Methodology
TM Efficient IP Design flow for Low-Power High-Level Synthesis Quick & Accurate Power Analysis and Optimization Flow JAN Asher Berkovitz Yaniv.
VERIFICATION OF I2C INTERFACE USING SPECMAN ELITE By H. Mugil Vannan Experts Mr. Rahul Hakhoo, Section Manager, CMG-MCD Mr. Umesh Srivastva, Project Leader.
TLM and its evolution Copyright © 2007 Tata Elxsi Ltd. Shwetha Pai.
Content Project Goals. Term A Goals. Quick Overview of Term A Goals. Term B Goals. Gantt Chart. Requests.
Roza Ghamari Bogazici University April Outline Introduction SystemC Language Formal Verification Techniques for SystemC Design and Verification.
Chap. 1 Overview of Digital Design with Verilog. 2 Overview of Digital Design with Verilog HDL Evolution of computer aided digital circuit design Emergence.
1CADENCE DESIGN SYSTEMS, INC. Cadence Proposed Transaction Level Interface Enhancements for SCE-MI SEPTEMBER 11, 2003.
SystemC: A Complete Digital System Modeling Language: A Case Study Reni Rambus Inc.
ASIC/FPGA design flow. FPGA Design Flow Detailed (RTL) Design Detailed (RTL) Design Ideas (Specifications) Design Ideas (Specifications) Device Programming.
New Strategies for System Level Design Daniel Gajski Center for Embedded Computer Systems (CECS) University of California, Irvine
Automated Design of Custom Architecture Tulika Mitra
Some Course Info Jean-Michel Chabloz. Main idea This is a course on writing efficient testbenches Very lab-centric course: –You are supposed to learn.
Xilinx Programmable Logic Design Solutions Version 2.1i Designing the Industry’s First 2 Million Gate FPGA Drop-In 64 Bit / 66 MHz PCI Design.
1 H ardware D escription L anguages Modeling Digital Systems.
SystemC and Levels of System Abstraction: Part I.
IEEE ICECS 2010 SysPy: Using Python for processor-centric SoC design Evangelos Logaras Elias S. Manolakos {evlog, Department of Informatics.
1 Towards Optimal Custom Instruction Processors Wayne Luk Kubilay Atasu, Rob Dimond and Oskar Mencer Department of Computing Imperial College London HOT.
Chonnam national university VLSI Lab 8.4 Block Integration for Hard Macros The process of integrating the subblocks into the macro.
C/VHDL Codesign for LHCb VELO zero-suppression algorithms Manfred Muecke, CERN.
© 2012 xtUML.org Bill Chown – Mentor Graphics Model Driven Engineering.
Fast Simulation Techniques for Design Space Exploration Daniel Knorreck, Ludovic Apvrille, Renaud Pacalet
The Macro Design Process The Issues 1. Overview of IP Design 2. Key Features 3. Planning and Specification 4. Macro Design and Verification 5. Soft Macro.
Developing software and hardware in parallel Vladimir Rubanov ISP RAS.
- 1 - EE898_HW/SW Partitioning Hardware/software partitioning  Functionality to be implemented in software or in hardware? No need to consider special.
© 2006 Synopsys, Inc. (1) CONFIDENTIAL Simulation and Formal Verification: What is the Synergy? Carl Pixley Disclaimer: These opinions are mine alone and.
Copyright 2009 Joanne DeGroat, ECE, OSU 1 ECE 762 Theory and Design of Digital Computers, II (A real course title: Design and Specification of Digital.
GreenBus Extensions for System-On-Chip Exploration.
Electrical and Computer Engineering University of Cyprus LAB 1: VHDL.
UML MARTE Time Model for Spirit IP-XACT Aoste Project INRIA Sophia-Antipolis.
An Overview of Hardware Design Methodology Ian Mitchelle De Vera.
ECE-C662 Lecture 2 Prawat Nagvajara
1 Hardware/Software Co-Design Final Project Emulation on Distributed Simulation Co-Verification System 陳少傑 教授 R 黃鼎鈞 R 尤建智 R 林語亭.
SCE-MI Meeting 1 San Jose’, 14 th Nov Author: Andrea Castelnuovo SCE-MI Integrating Emulation in a system level design methodology San Jose’, 14/11/2003.
SOC Virtual Prototyping: An Approach towards fast System- On-Chip Solution Date – 09 th April 2012 Mamta CHALANA Tech Leader ST Microelectronics Pvt. Ltd,
Teaching The Principles Of System Design, Platform Development and Hardware Acceleration Tim Kranich
1 COMP427 Embedded Systems Lecture 3. Virtual Platform Prof. Taeweon Suh Computer Science Education Korea University.
Andreas Hoffmann Andreas Ropers Tim Kogel Stefan Pees Prof
How to Quick Start Virtual Platform Development
IEEE1666 SystemC TLM2.0 Coulpling gem5 with Dipl.-Ing. Matthias Jung
Figure 1 PC Emulation System Display Memory [Embedded SOC Software]
Hardware Description Languages
ECE-C662 Introduction to Behavioral Synthesis Knapp Text Ch
HDL Hardware Description Language
H a r d w a r e M o d e l i n g O v e r v i e w
Presentation transcript:

A2T: automatic abstraction from RTL to TLM IPs

2 Outline HIFSuite overview Motivation for abstraction Abstraction techniques Tool features Tested benchmarks EDALab s.r.l. – Networked Embedded Systems

HIFSuite overview 3EDALab s.r.l. – Networked Embedded Systems

HIFSuite overview 4 A2T: RTL to TLM abstraction tool EDALab s.r.l. – Networked Embedded Systems

Why automatic abstraction? 5 IP core (RTL) CPU (Application + Drivers) Bus (TLM) MEM (TLM) TLM design Transactor RTL IP reuse IP core (RTL) EDALab s.r.l. – Networked Embedded Systems

Why automatic abstraction? 6 IP core (RTL) CPU (Application + Drivers) Bus (TLM) MEM (TLM) TLM design Transactor RTL IP reuse IP core (RTL) RTL simulation is slow is the transactor correct ? EDALab s.r.l. – Networked Embedded Systems

Why automatic abstraction? 7 IP core (RTL) CPU (Application + Drivers) Bus (TLM) MEM (TLM) TLM design IP core (TLM) RTL /IP abstraction Fast simulation Correct by construction OSCI TLM 2.0 compliant Untimed/Loosely Timed -) Quantum Keeper (QK) -) Delay Time (DT) DT=0 if Untimed Approximately Timed -) Delay Time (DT) -) 2-4 phases EDALab s.r.l. – Networked Embedded Systems

Abstraction steps 1.RTL HDL (i.e., VHDL, Verilog, SystemC) to RTL hardware intermediate format (HIF) –Front-end conversion tool 2.RTL HIF to TLM HIF –A2T: merge of states, clock abstraction 3.TLM HIF to SystemC TLM –Back-end conversion tool 8EDALab s.r.l. – Networked Embedded Systems

Issues: –Different HDL semantics 9 SystemC Verilog VHDL TLM 1. Front-end/Back-end conversion tool EDALab s.r.l. – Networked Embedded Systems

–HIF has a proper semantics HIF RTL (close to VHDL semantics) + HIF TLM Front-end tool maps any HDL-related construct into HIF constructs 10 SystemC Verilog VHDL HIF (TLM) HIF (RTL) 1. Front-end/Back end conversion tool (contd) EDALab s.r.l. – Networked Embedded Systems

Framework for conversion verification HIFSuite Regression Suite (HRS) – HRS consists of two environments: From VHDL or Verilog to VHDL or Verilog –Synopsys Formality equivalence checking From VHDL or Verilog to SystemC (and viceversa) –Dynamic simulation via Mentor Modelsim + EDALab ATPG (Ulisse) 11EDALab s.r.l. – Networked Embedded Systems

Formal Framework: UNIVER CM Unique formalism for heterogeneous components –Handle discrete and continuous behaviors –Supports hardware and software descriptions Non determinism versus determinism Allows elaboration of intermediate models for –Software generation –Efficient system simulation HIFSuite UNIVER CM Software SystemC SystemC AMS SystemC TLM Pure SW generation Efficient simulation p_count: process (clk) begin ContaByte <= '0’; if Step = ‘1 then ContaByte <= ‘1’; end if; end process; D E C B F A Entry S Exit α, T α β Off x>=24 dx/dt= -Kx On x<=25 dx/dt= K(h-x) x=24 x=25 12EDALab s.r.l. – Networked Embedded Systems

HIFSuite conversion tool limitations Supported HDL constructs: –Almost all VHDL, Verilog and SystemC synthesizable constructs supported Ongoing work for complete support Documentation available on current supported constructs –Synthesizable constructs used in a non-synthesizable way supported! (e.g., while (x>0)) –TLM constructs supported only by the back-end conversion tool they are generated in HIF during abstraction 13EDALab s.r.l. – Networked Embedded Systems

2. From RTL HIF to TLM HIF: A2T Tool features: –Merge of states and clock abstraction –RTL communication protocol abstraction –Cycle accurate to transaction accurate behavior abstraction –Data type abstraction –Correct-by-construction TLM IPs event-based equivalence –OSCI TLM-2.0 compliant interfaces –10x to 100x speedup depending on RTL IP structure and target TLM protocol 14EDALab s.r.l. – Networked Embedded Systems

2.1 Merge of states and clk abstraction 15 AB uf 0 ; clk & ef 0 uf 1 ; clk & ef 1 uf 2 ; clk & ~ef 1 A’ uf 0 ; while (~ ef 1 ) { uf 2 }; uf 1 ; ef 0 AB uf 0 ; clk & ef 0 uf 1 ; clk RTL A’ uf 0 ; uf 1 ; ef 0 TLM EDALab s.r.l. – Networked Embedded Systems

16 A B uf 2 ; clk & ~ef 1 C uf 0 ; if ( ef 1 ) { uf 1 ; // recursively, all the code representing the path of state B } else { uf 2 ; // recursively, all the code representing the path of state C }; ef 0 A’ uf 0 ; clk & ef 0 uf 1 ; clk & ef 1 RTL TLM 2.1 Merge of states and clk abstraction EDALab s.r.l. – Networked Embedded Systems

2.2 RTL comm. protocol abstraction 17 // write #1 port_data  data1; port_data_en  true; wait(); // write #2 port_data  data2; port_data_en  true; wait(); // write #2 result_en  port_result_en; while ( !result_en) wait(); result  port_result; … // write transaction payload.command  write; payload.data  data1; b_transport(payload, t); // write transaction payload.data  data2; b_transport(payload, t); // read transaction payload.command  read; b_transport(payload, t); result  payload.result; … RTLTLM EDALab s.r.l. – Networked Embedded Systems

2.3 CA to transaction accurate behavior 18 write_transaction ( read( data1 ) ) Cycle- accurate (CA): clk data_IN data_en_IN result_OUT result_en_OUT data1<= data_IN.read() data2<= data_IN.read() result_OUT.write() <=result write() read() write_transaction ( read( data2 ) ) read_transaction ( write( result ) ) end transaction start transaction Transaction- accurate (TA): EDALab s.r.l. – Networked Embedded Systems RTL-TLM event-based equivalence: Bombieri et al. [ACM/IEEE MEMOCODE 2006, 2007]; Bombieri et al. [IEEE Transactions on Computer, 2010]

2.4 Data type abstraction 19 IP core (RTL) RTL /IP abstraction IP core (TLM) HIF Suite Abstracted Data Types (HADT) Library (C++) HDL Data Types Library Data type abstraction HIFSuite HADT library: –Faster and more efficiente implementation –Logic and bit accurate types abstracted –Two versions: Multivalue logic abstracted into 2-values logic Multivalue logic mantained EDALab s.r.l. – Networked Embedded Systems

2.5 OSCI TLM-2.0 compliant interfaces Different TLM IP interfaces can be generated during abstraction –Functionality code separated from protocol code –TLM 2.0 interfaces currently available: Untimed/Loosely Timed –-) Quantum Keeper (QK)? –-) Delay Time (DT) » DT=0 if Untimed Approximately Timed –-) Delay Time (DT) –-) 2-4 phases Easily extendible 20EDALab s.r.l. – Networked Embedded Systems

2.6 Speedup: tested benchmarks Div, Dist, Root VHDL/SystemC-RTL –Face Recognition System by STMicroelectronics ECC, CRC VHDL/SystemC-RTL –VERTIGO project Platform by STMicroelectronics Bxx VHDL/Verilog –ITC-99 suite ADPCM SystemC-RTL –Opencore FFT VHDL –Magali Platform by CEA-Leti I2C VHDL –COMPLEX project platform by STMicroelectronics 21EDALab s.r.l. – Networked Embedded Systems

2.6 Speedup: times 22EDALab s.r.l. – Networked Embedded Systems

The tool 23EDALab s.r.l. – Networked Embedded Systems

24 Thank you for further information please contact us: EDALab s.r.l. – Networked Embedded Systems