Specific requirements for analog electronics of a high counting rate TRD Vasile Catanescu NIHAM - Bucharest CBM 10th Collaboration Meeting Sept 25 – 28,

Slides:



Advertisements
Similar presentations
Towards HadronPhysics3 Towards HadronPhysics3. JointGEM continuation  readout electronics  n-XYTER ?  T2K After ?  active TPC  large area prototype.
Advertisements

INSTITUT MAX VON LAUE - PAUL LANGEVIN Fast Real-time SANS Detectors Charge Division in Individual, 1-D Position- sensitive Gas Detectors Patrick Van Esch.
J.C Santiard CERN EP-MIC ANALOG AND DIGITAL PROCESSING FOR THE READOUT OF RADIATION DETECTORS  J.C. Santiard, CERN, Geneva, CH
E. Atkin, E. Malankin, V. Shumikhin NRNU MEPhI, Moscow 1.
The NO A APD Readout Chip Tom Zimmerman Fermilab May 19, 2006.
Front-end electronics for Time Projection Chamber I.Konorov Outlook:  TPC requirements  TPC readout options  Options for TPC FE chips  Prototype TPC.
MDT-ASD PRR C. Posch30-Aug-02 1 Specifications, Design and Performance   Specifications Functional Analog   Architecture Analog channel Programmable.
20 Feb 2002Readout electronics1 Status of the readout design Paul Dauncey Imperial College Outline: Basic concept Features of proposal VFE interface issues.
5ns Peaking Time Transimpedance Front End Amplifier for the Silicon Pixel Detector in the NA62 Gigatracker E. Martin a,b J. Kaplon b, A. Ceccucci b, P.
NA62 front end Layout in DM option Jan Kaplon/Pierre Jarron.
NA62 front end architecture and performance Jan Kaplon/Pierre Jarron.
A.Kashchuk Muon meeting, CERN Presented by A.Kashchuk.
ECAL electronics Guido Haefeli, Lausanne PEBS meeting 10.Jan
1 SciFi electronics meeting – CERN– June 20 th 2011 Some ideas about a FE for a SciFi tracker based on SiPM A. Comerma, D. Gascón Universitat de Barcelona.
14-5 January 2006 Luciano Musa / CERN – PH / ED General Purpose Charge Readout Chip Nikhef, 4-5 January 2006 Outline  Motivations and specifications 
Oct, 2000CMS Tracker Electronics1 APV25s1 STATUS Testing started beginning September 1 wafer cut, others left for probing 10 chips mounted on test boards.
AIDA design review Davide Braga Steve Thomas ASIC Design Group 9 June 2009.
L.Royer– Calice DESY – July 2010 Laurent ROYER, Samuel MANEN, Pascal GAY LPC Clermont-Ferrand R&D LPC Clermont-Fd dedicated to the.
Second generation Front-end chip for H-Cal SiPM readout : SPIROC DESY Hamburg – le 13 février 2007 M. Bouchel, F. Dulucq, J. Fleury, C. de La Taille, G.
A Readout ASIC for CZT Detectors
P. Baron CEA IRFU/SEDI/LDEFACTAR WORKSHOP Bordeaux (CENBG) June 17, Functionality of AFTER+ chip applications & requirements At this time, AFTER+
Building blocks 0.18 µm XFAB SOI Calice Meeting - Argonne 2014 CALIIMAX-HEP 18/03/2014 Jean-Baptiste Cizel - Calice meeting Argonne 1.
Front End Circuit.. CZT FRONT END ELECTRONICS INTERFACE CZTASIC FRONT END ELECTRONICS TO PROCESSING ELECTRONICS -500 V BIAS+/-2V +/-15V I/O signal.
Progress on STS CSA chip development E. Atkin Department of Electronics, MEPhI A.Voronin SINP, MSU.
Self triggered readout of GEM in CBM J. Saini VECC, Kolkata.
25th June, 2003CMS Ecal MGPA first results1 MGPA first results testing begun 29 th May on bare die (packaging still underway) two chips looked at so far.
P. Baron CEA IRFU/SEDI/LDEFACTAR Meeting Santiago de Compostela March 11, A review of AFTER+ chip Its expected requirements At this time, AFTER+
1 G.Pessina, RICH Elec Upg, 11 April 2010 Analog Channels per chip4 to 8 Digital channel per chip4 to 8 Wire-bond pitch (input channels) Input capacitance.
A 128-channel event-driven readout ASIC for the R 3 B Tracker TWEPP 2015, Lisbon Lawrence Jones ASIC Design Group Science and Technology Facilities Council.
Development of the Readout ASIC for Muon Chambers E. Atkin, I. Bulbalkov, A. Voronin, V. Ivanov, P. Ivanov, E. Malankin, D. Normanov, V. Samsonov, V. Shumikhin,
March 9, 2005 HBD CDR Review 1 HBD Electronics Preamp/cable driver on the detector. –Specification –Schematics –Test result Rest of the electronics chain.
Valerio Re, Massimo Manghisoni Università di Bergamo and INFN, Pavia, Italy Jim Hoff, Abderrezak Mekkaoui, Raymond Yarema Fermi National Accelerator Laboratory.
1 Luciano Musa, Gerd Trampitsch A General Purpose Charge Readout Chip for TPC Applications Munich, 19 October 2006 Luciano Musa Gerd Trampitsch.
L.Royer– Calice LLR – Feb Laurent Royer, J. Bonnard, S. Manen, P. Gay LPC Clermont-Ferrand R&D pole MicRhAu dedicated to High.
HEXITEC ASIC – A Pixellated Readout Chip for CZT Detectors Lawrence Jones ASIC Design Group Science and Technology Facilities Council Rutherford Appleton.
Status of the n-XYTER testing Knut Solvag, Gerd Modzel, Christian Schmidt, Markus Höhl, Andrea Brogna, Ullrich Trunk, Hans-Kristian Soltveit CBM.
BeamCal Electronics Status FCAL Collaboration Meeting LAL-Orsay, October 5 th, 2007 Gunther Haller, Dietrich Freytag, Martin Breidenbach and Angel Abusleme.
1 Characterization of the PCA16 CERN, 14 th July 2008 M. Mager, L. Musa.
LC Power Distribution & Pulsing Workshop, May 2011 Super-ALTRO Demonstrator Test Results LC Power Distribution & Pulsing Workshop, May nd November.
Fermilab Silicon Strip Readout Chip for BTEV
Click to edit Master subtitle style Presented By Mythreyi Nethi HINP16C.
1 19 th January 2009 M. Mager - L. Musa Charge Readout Chip Development & System Level Considerations.
VMM Update Front End ASIC for the ATLAS Muon Upgrade V. Polychronakos BNL RD51 - V. Polychronakos, BNL10/15/131.
CERN PH MIC group P. Jarron 07 November 06 GIGATRACKER Meeting Gigatracker Front end based on ultra fast NINO circuit P. Jarron, G. Anelli, F. Anghinolfi,
CBM 12 th Meeting, October 14-18, 2008, Dubna Present status of the first version of NIHAM TRD-FEE analogic CHIP Vasile Catanescu and Mihai Petrovici NIHAM.
Technical status of the Gossipo-3 : starting point for the design of the Timepix-2 March 10, Vladimir Gromov NIKHEF, Amsterdam, the Netherlands.
Analog Front End For outer Layers of SVT (L.4 & L.5) Team:Luca BombelliPost Doc. Bayan NasriPh.D. Student Paolo TrigilioMaster student Carlo FioriniProfessor.
Analog Circuits Hiroyuki Murakami. CONTENTS Structure of analog circuits Development of wide linear range CSA system Problem of analog circuits How to.
C.Beigbeder, D.Breton, M.El Berni, J.Maalmi, V.Tocut – LAL/In2p3/CNRS L.Leterrier, S. Drouet - LPC/In2p3/CNRS P. Vallerand - GANIL/CNRS/CEA SuperB -Collaboration.
A Low-noise Front-end ASIC design based on TOT technique for Read-out of Micro-Pattern Gas Detectors Huaishen Li, Na Wang, Wei Lai, Xiaoshan Jiang 1 State.
The design of fast analog channels for the readout of strip detectors in the inner layers of the SuperB SVT 1 INFN Sezione di Pavia I Pavia, Italy.
STATUS OF SPIROC measurement
Valerio Re Università di Bergamo and INFN, Pavia, Italy
A 12-bit low-power ADC for SKIROC
KLOE II Inner Tracker FEE
A General Purpose Charge Readout Chip for TPC Applications
R&D activity dedicated to the VFE of the Si-W Ecal
DCH FEE 28 chs DCH prototype FEE &
A Readout Electronics System for GEM Detectors
BNL electronics: first tests
Design of Digital Filter Bank and General Purpose Digital Shaper
A Fast Binary Front - End using a Novel Current-Mode Technique
Status of n-XYTER read-out chain at GSI
STATUS OF SKIROC and ECAL FE PCB
TPC electronics Atsushi Taketani
BESIII EMC electronics
Status of the CARIOCA project
High Rate Photon Irradiation Test with an 8-Plane TRT Sector Prototype
Readout Electronics for Pixel Sensors
Readout Electronics for Pixel Sensors
Presentation transcript:

Specific requirements for analog electronics of a high counting rate TRD Vasile Catanescu NIHAM - Bucharest CBM 10th Collaboration Meeting Sept 25 – 28, 2007, Dresden

V. Catanescu NIHAM - Bucharest CBM 10th Collaboration Meeting Sept 25 – 28, 2007, Dresden Summary 1. Introduction. A brief overview of the ALICE TRD analog channel 2. Some particularities for a fast TRD analog channel 3. Optional requirements for a fast TRD analog channel 4. Towards a multifunctional analog channel cell 5. Conclusions for a fast TRD analog channel

V. Catanescu NIHAM - Bucharest CBM 10th Collaboration Meeting Sept 25 – 28, 2007, Dresden 1. Introduction. A brief overview of the ALICE TRD analog channel 1.1 Analog channel main specification: average pulse rate: 10KHz detector capacitance: 25pF input charge rate: max 165fC input type: DC single ended channel gain (diff.): 12mV/fC output type: differential output voltage swing: 0…+/-1V channel ENC: <900e (Cd=25pF) output pulse FWHM: 125ns 1.2 Analog channel components: Preamplifier: CSA, NMOST input, DC feedback Shapers: two stage 2-nd order filters Out amplifier: differential, 0…+/-1V swing Analog test pulse generator

2. Some particularities for a fast TRD analog channel 2.1 Good response to double pulses and to high rate pulses V. Catanescu NIHAM - Bucharest CBM 10th Collaboration Meeting Sept 25 – 28, 2007, Dresden

Channel without fast recovery facilities: - channel is dead for long time - double pulses separation is not possible - base line perturbations 2.2 Fast recovery to charge overload Channel with fast recovery circuits: - short channel dead time even for large overload - very good double pulse separation - no baseline perturbations 2. Some particularities for a fast TRD analog channel (continued) V. Catanescu NIHAM - Bucharest CBM 10th Collaboration Meeting Sept 25 – 28, 2007, Dresden

2.3 Baseline restoration to the detector leakage current and/or high counting rate Analog channel without baseline restoration: - large baseline shift, over 160 mV for 100nA leakage variation and an average pulse rate of 2 MHz Analog channel with baseline restoration: - baseline shift is 25 times less 2. Some particularities for a fast TRD analog channel (continued) V. Catanescu NIHAM - Bucharest CBM 10th Collaboration Meeting Sept 25 – 28, 2007, Dresden

2.4 More analog signal processing and timing signals Additional analog signal processing: - peak sense and hold circuit - linear gate circuit - pulse derandomizer - analog memory More timing generated signals: - hit occurrence signal (pretrigger) with programmable threshold and enable/disable option - peak time signal - trigger signal with rejection of false pretrigger signals - handshake signals on request/grant basis for adc interface 2. Some particularities for a fast TRD analog channel (continued) V. Catanescu NIHAM - Bucharest CBM 10th Collaboration Meeting Sept 25 – 28, 2007, Dresden

3. Optional requirements for a fast TRD analog channel 3.1 Gain selection: two gain option: 24mV/fC and 12mV/fC voltage level selection (one line) 3.2 Shaping time constant selection: two shaping time option: 38ns and 20ns voltage level selection (one line) V. Catanescu NIHAM - Bucharest CBM 10th Collaboration Meeting Sept 25 – 28, 2007, Dresden

3. Optional requirements for a fast TRD analog channel (continued) 3.3 Polarity selection: select positive or negative input charge output stage automatically adapts its inputs to the right polarity polarity selection: voltage level (one line) V. Catanescu NIHAM - Bucharest CBM 10th Collaboration Meeting Sept 25 – 28, 2007, Dresden

3. Optional requirements for a fast TRD analog channel (continued) 3.4 Calibration pulse generator: Useful in finding the channel gain Working mode: channel scanning No additional software for gain finding V. Catanescu NIHAM - Bucharest CBM 10th Collaboration Meeting Sept 25 – 28, 2007, Dresden

4. Towards a multifunctional analog channel cell 4.1 Already implemented features: Function select on enable/disable basis Option select for many functions 4.2 Some possible configurations: 4.3 Next developments: New additional functions Programmable cell V. Catanescu NIHAM - Bucharest CBM 10th Collaboration Meeting Sept 25 – 28, 2007, Dresden

5. Conclusions for a fast TRD analog channel 5.1 Desirable features to be implemented: Good response to double pulses Good response to high pulse rate Fast recovery from overload Immunity to detector leakage current Stable baseline 5.2 Useful additional features: More analog signal processing More generated timing signals 5.3 Outlook: First version of the NIHAM analog chip for high counting rate TRD V. Catanescu NIHAM - Bucharest CBM 10th Collaboration Meeting Sept 25 – 28, 2007, Dresden