DIGITALLY ASSISTED ANALOG CIRCUITS PRESENTATION By Sohaib Saadat Afridi MS (EE) SEECS NUST 1.

Slides:



Advertisements
Similar presentations
HIPPO, a Flexible Front-End Signal Processor for High-Speed Image Sensor Readout Carl Grace, Dario Gnani, Jean-Pierre Walder, and Bob Zheng June 10, 2011.
Advertisements

Robust Low Power VLSI R obust L ow P ower VLSI Sub-threshold Sense Amplifier (SA) Compensation Using Auto-zeroing Circuitry 01/21/2014 Peter Beshay Department.
By: Ali Mesgarani Electrical and Computer Engineering University of Idaho 1.
1 A Low Power CMOS Low Noise Amplifier for Ultra-wideband Wireless Applications 指導教授 : 林志明 學生 : 黃世一
Data Acquisition Risanuri Hidayat.
PRESENTATION#1. Introduction Motivation Key Research Labs Future Goals Applications Published Research Conclusion.
Quasi-Passive Cyclic DAC Gabor C. Temes School of EECS Oregon State University.
WATERLOO ELECTRICAL AND COMPUTER ENGINEERING 40s: Circuits 1 WATERLOO ELECTRICAL AND COMPUTER ENGINEERING 40s Circuits Department of Electrical and Computer.
The Design of a Delta Sigma Modulator Presented by: Sameh Assem Ibrahim 24-July-2003.
Designing Variation-Tolerance in Mixed-Signal Components of a System-on-Chip Wei Jiang and Vishwani D. Agrawal Electrical and Computer Engineering Auburn.
Mixed Signal Chip Design Lab Analog-to-Digital Converters Jaehyun Lim, Kyusun Choi Department of Computer Science and Engineering The Pennsylvania State.
18/05/2015 Calice meeting Prague Status Report on ADC LPC ILC Group.
DNC, GEC & Non-linear Interpolation DNC, GEC & Non-linear interpolation A Review of ”A Digitally Enhanced 1.8V 15-bit 40-MSample/s CMOS.
RMO4C-2 A Low-Noise 40-GS/s Continuous-Time Bandpass ΔΣ ADC Centered at 2 GHz Theo Chalvatzis and Sorin P. Voinigescu The Edward S. Rogers Sr. Department.
NSoC 3DG Paper & Progress Report
1 A New Successive Approximation Architecture for Low-Power Low-Cost A/D Converter IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL.38, NO.1, JANUARY 2003 Chi-sheng.
Why prefer CMOS over CCD? CMOS detector is radiation resistant Fast switching cycle Low power dissipation Light weight with high device density Issues:
Designing Variation-Tolerance in Mixed-Signal Components of a System-on-Chip Wei Jiang and Vishwani D. Agrawal Electrical and Computer Engineering Auburn.
Low-Noise Trans-impedance Amplifiers (TIAs) for Communication System Jie Zou Faculty Advisor: Dr. Kamran Entesari, Graduate Advisor: Sarmad Musa Department.
Introduction to Analog-to-Digital Converters
A Low-Power 4-b 2.5 Gsample/s Pipelined Flash Analog-to-Digital Converter Using Differential Comparator and DCVSPG Encoder Shailesh Radhakrishnan, Mingzhen.
Sigma Delta A/D Converter SamplerModulator Decimation Filter x(t) x[n]y[n] Analog Digital fsfs fsfs 2 f o 16 bits e[n] Over Sampling Ratio = 2f o is Nyquist.
Department of Electrical & Computer Engineering 1 ES585a - Computer Based Power System Protection Course by Dr.T.S.Sidhu - Fall 2005 Class discussion presentation.
Wireless RF Receiver Front-end System – Wei-Liang Chen Wei-Liang Chen Wireless RF Receiver Front-end System Yuan-Ze University, VLSI Systems Lab
A Wideband CMOS Current-Mode Operational Amplifier and Its Use for Band-Pass Filter Realization Mustafa Altun *, Hakan Kuntman * * Istanbul Technical University,
Data Converters ELEC 330 Digital Systems Engineering Dr. Ron Hayne
Graduate Category: Engineering and Technology Degree Level: Ph.D. Abstract ID# 122 On-Chip Spectral Analysis for Built-In Testing and Digital Calibration.
By Grégory Brillant Background calibration techniques for multistage pipelined ADCs with digital redundancy.
1HSSPG Georgia Tech High Speed Image Acquisition System for Focal-Plane-Arrays Doctoral Dissertation Presentation by Youngjoong Joo School of Electrical.
A 30-GS/sec Track and Hold Amplifier in 0.13-µm CMOS Technology
FE8113 ”High Speed Data Converters”. Part 2: Digital background calibration.
Seminar ON SMART SENSOR Submitted by : SUBIR KUMAR GHOSH Roll No. IN-14/04 Electrical & Instrumentation Deptt. B.E 7th Semester JORHAT ENGINEERING COLLEGE,
Improvement of Accuracy in Pipelined ADC by methods of Calibration Techniques Presented by : Daniel Chung Course : ECE1352F Professor : Khoman Phang.
Han Q Le© ECE 3336 Introduction to Circuits & Electronics Lecture Set #9 Linear Circuit-Fourier-Digital Dr. Han Le ECE Dept.
Design of a 10 Bit TSMC 0.25μm CMOS Digital to Analog Converter Proceedings of the Sixth International Symposium on Quality Electronic Design IEEE, 2005.
CSE 598A Project Proposal James Yockey
S.Manen– IEEE Dresden – Oct A custom 12-bit cyclic ADC for the electromagnetic calorimeter of the International Linear Collider Samuel.
18/10/20151 Calibration of Input-Matching and its Center Frequency for an Inductively Degenerated Low Noise Amplifier Laboratory of Electronics and Information.
FE8113 ”High Speed Data Converters”. Part 3: High-Speed ADCs.
ITRS: RF and Analog/Mixed- Signal Technologies for Wireless Communications Nick Krajewski CMPE /16/2005.
A 14-b 100-MS/s Pipelined ADC With a Merged SHA and First MDAC Byung-Geun Lee, Member, IEEE, Byung-Moo Min, Senior Member, IEEE, Gabriele Manganaro, Senior.
FE8113 ”High Speed Data Converters”. Part 2: Digital background calibration.
DESIGN OF LOW POWER CURRENT-MODE FLASH ADC
1 A ROM-less DDFS Using A Nonlinear DAC With An Error Compensation Current Array Chua-Chin Wang, Senior Member, IEEE, Chia-Hao Hsu, Student Member, IEEE,
Adviser : Hwi-Ming Wang Student : Wei-Guo Zhang Date : 2009/7/14
RFIC – Atlanta June 15-17, 2008 RMO1C-3 An ultra low power LNA with 15dB gain and 4.4db NF in 90nm CMOS process for 60 GHz phase array radio Emanuel Cohen.
1 A 69-mW 10-bit 80-MSample/s Pipelined CMOS ADC 班級 : 積體所碩一 學生 : 林義傑 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 38, NO. 12, DECEMBER 2003.
A CMOS Channel-Select Tunable Filter for 3G Wireless Receivers by Hussain Alzaher, Noman Tasadduq 1 and Mohammed Ismail 2 1. Electrical Engineering Department,
指導老師:林志明 學生:黃政德 系級:積體所研一
L.Royer – Calice Manchester – Sept A 12-bit cyclic ADC dedicated to the VFE electronics of Si-W Ecal Laurent ROYER, Samuel MANEN LPC Clermont-Ferrand.
Analog to Digital Converters
DYNAMIC ELEMENT MATCHING (DEM) Presented By: Raf Karakiewicz.
BeamCal Electronics Status FCAL Collaboration Meeting LAL-Orsay, October 5 th, 2007 Gunther Haller, Dietrich Freytag, Martin Breidenbach and Angel Abusleme.
Data Converters Home Selection Tables Signal chains Application Notes Seminars and Presentations Analog Devices Data Converters History Recommended Reading.
Low Power, High-Throughput AD Converters
Figure Analog-to-digital conversion.. Figure The DAC output is a staircase approximation to the original signal. Filtering removes the sharp.
Low Power, High-Throughput AD Converters
Masaya Miyahara, James Lin, Kei Yoshihara and Akira Matsuzawa Tokyo Institute of Technology, Japan A 0.5 V, 1.2 mW, 160 fJ, 600 MS/s 5 bit Flash ADC.
Outline Abstract Introduction Bluetooth receiver architecture
Wei-chih A Low-Voltage Low-Power Sigma-Delta Modulator for Broadband Analog-to-Digital Conversion IEEE Journal Of Solid-state Circuits, Vol. 40, No. 9,
M. Atef, Hong Chen, and H. Zimmermann Vienna University of Technology
1 Progress report on the LPSC-Grenoble contribution in micro- electronics (ADC + DAC) J-Y. Hostachy, J. Bouvier, D. Dzahini, L. Galin-Martel, E. Lagorio,
Low Power, High-Throughput AD Converters
High Gain Transimpedance Amplifier with Current Mirror Load By: Mohamed Atef Electrical Engineering Department Assiut University Assiut, Egypt.
B.Sc. Thesis by Çağrı Gürleyük
EE 442 POWER ELECTRONICS I Introduction Dr. Said A. Deraz
R&D activity dedicated to the VFE of the Si-W Ecal
S-D analog to digital conversion
Nonlinearities for current-steering DACs
Oversampling A/D Conversion
Presentation transcript:

DIGITALLY ASSISTED ANALOG CIRCUITS PRESENTATION By Sohaib Saadat Afridi MS (EE) SEECS NUST 1

Agenda Introduction Motivation Goals Recent research trends Key Research Labs Published Research Summary Conclusion 2

Introduction Digitally Assisted Analog Circuits. This term was used first as a research title in 2004 [1]. Analog functionalities needed in modern mixed-signal integrated systems [3]. – Signal Conversion (A/D & D/A) – Filtering – Signal Amplification The goal is to implement these functions on CMOS in today's mixed-signal systems. With better efficiency (improve speed & power dissipation) 3

Motivation Progress in digital circuits has outpaced performance growth in analog circuits – High speed – Higher device density – Low power consumption – scalable, synthesizable, and self-testable – Signal processing predominantly done in digital domain Problems in analog circuits on the same level – Non-linearity – Device specific noise – Limitations in accuracy and speed. 4

Goals Reduce power consumption/voltage supply[2 & 3]. Reduce mismatch between different processes[2]. Higher speeds.[2] Improve capacitance linearity [3] Ability to design with reduced element set [3] 5

Digital Processing Signal Conditioning ADC DAC Analog media & transducers Digital Process Minimal Signal Conditioning Minimal Signal Conditioning Low power consuming ADC Low Power consuming DAC Analog media & transducers Post- Processing Pre- Processing Goals [cntd] 6

Recent research trends The areas where aforementioned goals are required – Data Converters – Power Amplifiers – Direct conversion receivers – Delta Sigma Modulators There are many ways to take advantage of digital assistance: – Calibration – Digital compensation for analog impairments – Feedback and feed-forward networks 7

Example 8 A 12-bit 75MS/s Pipelined ADC using Open-loop Residue Amplification

Example[cntd] 9 A 12-bit 75MS/s Pipelined ADC using Open-loop Residue Amplification Conventional Approach

Example(2) 10 A 12-bit 75MS/s Pipelined ADC using Open-loop Residue Amplification Proposed Open Loop Circuit

Key Research Labs Dr. Boris Murmann of the Electrical Engineering Department at Stanford University, USA. – Dr. Joel L. Dawson at Dawson Research Group, MIT,USA. – mtl.mit.edu/~jldawson/research_group/people.html Dr. Christian Vogel at Graz University of Technology, Austria. – 11

Published Research "A 12-bit 75-MS/s pipelined ADC using open-loop residue amplification. "by Murmann, B. and B. E. Boser. IEEE Journal of Solid-State Circuits, Cited by 262 “Digitally assisted analog circuits” by B Murmann; - Micro, IEEE, Cited by 39. “A 5-GHz 20-dBm power amplifier with digitally assisted AM- PM correction in a 90-nm CMOS process” by Palaskas, Y. Taylor;- IEEE Journal of Solid-State Circuits Aug Cited by 19. “Efficiency improvement techniques at low power levels for linear CDMA and WCDMA power amplifiers” by T Fowler, K Burger, NS Cheng,Radio Frequency Integrated Circuits (RFIC) Symposium, Cited by 61 12

Conclusion Digital circuits are most cost and area effective while offering higher yield. Digital assistance will help improve analog circuits to achieve low power consumption, high speed and linearity. It can be achieved through complete transformation of analog circuits into digital circuits or by correction of analog domain issues in the digital domain. 13

References [1] Murmann, B. and B. Boser (2004). "Digitally Assisted Analog Integrated Circuits." Queue 2(1): [2] Murmann, B. (2006). "Digitally assisted analog circuits." Micro, IEEE 26(2): [3] Leme, C. A. and J. E. Franca (1997). Analog- digital design in submicrometric digital CMOS technologies. Circuits and Systems, ISCAS '97., Proceedings of 1997 IEEE International Symposium on. 14