NATIONAL INSTITUTE OF SCIENCE & TECHNOLOGY Presented by: Susman Das Technical Seminar Presentation - 2004 FPAA for Analog Circuit Design Presented by Susman.

Slides:

Advertisements

Similar presentations

Day - 3 EL-313: Samar Ansari. INTEGRATED CIRCUITS Integrated Circuit Design Methodology EL-313: Samar Ansari Programmable Logic Programmable Array Logic.

Advertisements

FPGA (Field Programmable Gate Array)

TOPIC : SYNTHESIS DESIGN FLOW Module 4.3 Verilog Synthesis.

A reconfigurable system featuring dynamically extensible embedded microprocessor, FPGA, and customizable I/O Borgatti, M. Lertora, F. Foret, B. Cali, L.

University Of Vaasa Telecommunications Engineering Automation Seminar Signal Generator By Tibebu Sime 13 th December 2011.

EELE 367 – Logic Design Module 2 – Modern Digital Design Flow Agenda 1.History of Digital Design Approach 2.HDLs 3.Design Abstraction 4.Modern Design Steps.

Tours, 20 June 2002 Field Programmable Analog Arrays: The New Art of Analog Signal Processing CRESITT Industrie Seminar Andreas Kramer.

Electronics’2004, Sozopol, September 23 Design of Mixed Signal Circuits and Systems for Wireless Applications V. LANTSOV, Vladimir State University

Graduate Computer Architecture I Lecture 15: Intro to Reconfigurable Devices.

Capstone Fall 2005 GFX-One Guitar Processor Team Carpal Tunnel September 8, 2005.

ENGIN112 L38: Programmable Logic December 5, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 38 Programmable Logic.

02/02/20091 Logic devices can be classified into two broad categories Fixed Programmable Programmable Logic Device Introduction Lecture Notes – Lab 2.

Spring 08, Jan 15 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Introduction Vishwani D. Agrawal James J. Danaher.

Spring 07, Jan 16 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Introduction Vishwani D. Agrawal James J. Danaher.

1/31/20081 Logic devices can be classified into two broad categories Fixed Programmable Programmable Logic Device Introduction Lecture Notes – Lab 2.

LabVIEW Design of Digital Integrated Circuits FPGA IC Implantation.

Multiplexers, Decoders, and Programmable Logic Devices

UCB November 8, 2001 Krishna V Palem Proceler Inc. Customization Using Variable Instruction Sets Krishna V Palem CTO Proceler Inc.

1 Chapter 7 Design Implementation. 2 Overview 3 Main Steps of an FPGA Design ’ s Implementation Design architecture Defining the structure, interface.

CS 151 Digital Systems Design Lecture 38 Programmable Logic.

1 A survey on Reconfigurable Computing for Signal Processing Applications Anne Pratoomtong Spring2002.

(1) Introduction © Sudhakar Yalamanchili, Georgia Institute of Technology, 2006.

General FPGA Architecture Field Programmable Gate Array.

Dr. Konstantinos Tatas ACOE201 – Computer Architecture I – Laboratory Exercises Background and Introduction.

EE 261 – Introduction to Logic Circuits Module #8 Page 1 EE 261 – Introduction to Logic Circuits Module #8 – Programmable Logic & Memory Topics A.Programmable.

EKT303/4 PRINCIPLES OF PRINCIPLES OF COMPUTER ARCHITECTURE (PoCA)

ISE. Tatjana Petrovic 249/982/22 ISE software tools ISE is Xilinx software design tools that concentrate on delivering you the most productivity available.

Introduction to VLSI Design – Lec01. Chapter 1 Introduction to VLSI Design Lecture # 2 A Circuit Design Example.

EGRE 427 Advanced Digital Design Figures from Application-Specific Integrated Circuits, Michael John Sebastian Smith, Addison Wesley, 1997 Chapter 4 Programmable.

System Arch 2008 (Fire Tom Wada) /10/9 Field Programmable Gate Array.

PROGRAMMABLE LOGIC DEVICES (PLD)

3V CMOS Rail to Rail Op-Amp

Seminar ON SMART SENSOR Submitted by : SUBIR KUMAR GHOSH Roll No. IN-14/04 Electrical & Instrumentation Deptt. B.E 7th Semester JORHAT ENGINEERING COLLEGE,

VLSI & ECAD LAB Introduction.

CSE 494: Electronic Design Automation Lecture 2 VLSI Design, Physical Design Automation, Design Styles.

J. Christiansen, CERN - EP/MIC

Introduction to FPGA Created & Presented By Ali Masoudi For Advanced Digital Communication Lab (ADC-Lab) At Isfahan University Of technology (IUT) Department.

0/13 Introduction to Programmable Logic Devices Aleksandra Kovacevic Veljko Milutinovic

Field Programmable Gate Arrays (FPGAs) An Enabling Technology.

LOGIC GATES. Electronic digital circuits are also called logic circuits because with the proper input, they establish logical manipulation paths. Each.

EE3A1 Computer Hardware and Digital Design

MAPLD 2005/254C. Papachristou 1 Reconfigurable and Evolvable Hardware Fabric Chris Papachristou, Frank Wolff Robert Ewing Electrical Engineering & Computer.

Integrated Smart Sensor Calibration Abstract Including at the sensor or sensor interface chip a programmable calibration facility, the calibration can.

EKT303/4 PRINCIPLES OF PRINCIPLES OF COMPUTER ARCHITECTURE (PoCA)

ABSTRACT The purpose of this project is to develop an amplifier for Teradyne Corporation. The amplifier will take the input signal and amplify it without.

Development of Programmable Architecture for Base-Band Processing S. Leung, A. Postula, Univ. of Queensland, Australia A. Hemani, Royal Institute of Tech.,

Graphical Design Environment for a Reconfigurable Processor IAmE Abstract The Field Programmable Processor Array (FPPA) is a new reconfigurable architecture.

Survey of multicore architectures Marko Bertogna Scuola Superiore S.Anna, ReTiS Lab, Pisa, Italy.

Basic Logic Functions Chapter 2 Subject: Digital System Year: 2009.

Greg Alkire/Brian Smith 197 MAPLD An Ultra Low Power Reconfigurable Task Processor for Space Brian Smith, Greg Alkire – PicoDyne Inc. Wes Powell.

1 5. Application Examples 5.1. Programmable compensation for analog circuits (Optimal tuning) 5.2. Programmable delays in high-speed digital circuits (Clock.

Digital Design Using VHDL and PLDs ECOM 4311 Digital System Design Chapter 1.

EDA (Circuits) Overview Paul Hasler. Extent of Circuits (Analog/Digital) Analog ~ 20% of IC market since 1970 Hearing aids Automotive Biomedical Digital.

Real-Time System-On-A-Chip Emulation.  Introduction  Describing SOC Designs  System-Level Design Flow  SOC Implemantation Paths-Emulation and.

Hardware Description Languages ECE 3450 M. A. Jupina, VU, 2014.

SUBJECT : DIGITAL ELECTRONICS CLASS : SEM 3(B) TOPIC : INTRODUCTION OF VHDL.

Introduction to ASICs ASIC - Application Specific Integrated Circuit

This chapter in the book includes: Objectives Study Guide

Programmable Logic Devices

Complex Programmable Logic Device (CPLD) Architecture and Its Applications

EEE2135 Digital Logic Design Chapter 1. Introduction

FPGA BASED SPEED CONTROL OF BLDC MOTOR USING SINUSOIDAL PWM

This chapter in the book includes: Objectives Study Guide

Anne Pratoomtong ECE734, Spring2002

Introduction to Verilog

ECNG 1014: Digital Electronics Lecture 1: Course Overview

HIGH LEVEL SYNTHESIS.

ECE 3336 Introduction to Circuits & Electronics

Programmable logic and FPGA

Presentation transcript:

NATIONAL INSTITUTE OF SCIENCE & TECHNOLOGY Presented by: Susman Das Technical Seminar Presentation FPAA for Analog Circuit Design Presented by Susman Das Roll # EC Under the Guidance of Dr. Ajit Kumar Panda

NATIONAL INSTITUTE OF SCIENCE & TECHNOLOGY Presented by: Susman Das Technical Seminar Presentation Introduction: Field Programmable Analog Arrays (FPAA) have ability to:  Translate complex analog circuits to a simple set of low- level functions giving the analog equivalent of a Field Programmable Gate Arrays (FPGA), providing a basis for the development of dynamically reconfigurable analog/digital hardware.  Place analog functions under real-time software control within the system.  By providing the analog equivalent of logic gates, FPAAs give designers the ability to describe analog functions such as gain stages and filters without reference to op amps, capacitors, resistors.

NATIONAL INSTITUTE OF SCIENCE & TECHNOLOGY Presented by: Susman Das Technical Seminar Presentation FPAA Technology:  A (FPAA), built in CMOS technology, contains:  operational amplifiers  switches  banks of programmable switched capacitors  filters for analog signals  The chip is divided into 20 identical, configurable analog blocks (CABs), each composed of an operational amplifier, five capacitor banks, and switches that can be used to interconnect the cell components and determine their operation.  FPAA technology has four main elements: 1.FPAA Software 2.Configurable Analog Modules (CAM) 3.FPAA silicon 4.Configurable Analog Blocks (CAB)

NATIONAL INSTITUTE OF SCIENCE & TECHNOLOGY Presented by: Susman Das Technical Seminar Presentation Trends from the digital to analog design:  EDA tools and design modules for complete analog design automation – remove the complexity  Pre-built and pre-tested FPAAs – reduce analog implementation from months to minutes  Reconfigurability and real-time updating of the FPAA during operation – allows one piece of silicon to continually adapt to maintain precision and/or perform new functions Advantages of FPAA:  Flexibility  Versatility  Lifetime  Adapting Functionality

NATIONAL INSTITUTE OF SCIENCE & TECHNOLOGY Presented by: Susman Das Technical Seminar Presentation FPAA Software: It develops a FPAA synthesis tool, synthesizes behavioral level analog descriptions into its implementations. This synthesis flow, consists of four major phases: I.Function decomposition II.Macro-cell synthesis III.Placement and Routing IV.Post-placement simulation The FPAA synthesis flow:

NATIONAL INSTITUTE OF SCIENCE & TECHNOLOGY Presented by: Susman Das Technical Seminar Presentation l. Function decomposition The high level description of analog functions can be cataloged into two groups as: i.logic description ii.transfer functions The sub-routine of macro-block generation maps the decomposed transfer functions into SC ckts, fit in the structure of (CAB) in the targeted FPAA chip making design space large. ll. Macro-cell synthesis macro-block generation flow:

NATIONAL INSTITUTE OF SCIENCE & TECHNOLOGY Presented by: Susman Das Technical Seminar Presentation Configurable Analog Modules (CAM): lll. Placement and Routing Maps the synthesized analog circuit into the FPAA chip reducing the performance degradation caused by the parasitic effects in the interconnection networks using parameters like cost function (C) & signal sensitivity (S). CAMs move the design process from the component level to the functional level. All of these functions are available:  Filter stages  Gain stages  Summing /difference stage  Voltage multiplication all having user-programmable attributes.  Phase /voltage comparators  Rectifiers  Oscillators  References

NATIONAL INSTITUTE OF SCIENCE & TECHNOLOGY Presented by: Susman Das Technical Seminar Presentation FPAA Silicon: To avoid the constraint added by the field programmability sufficient number of programmable capacitor arrays (PCAs) are used on a single chip. Design of a linear MOS capacitor structure for switched-capacitor circuits circuits (a) and (b) are equivalent

NATIONAL INSTITUTE OF SCIENCE & TECHNOLOGY Presented by: Susman Das Technical Seminar Presentation Configurable Analog Blocks: The chip is divided into 20 identical, uncommitted, configurable analog blocks (CABs), each with one operational amplifier, five capacitor banks and diverse switches, all established in a 4x5 matrix.

NATIONAL INSTITUTE OF SCIENCE & TECHNOLOGY Presented by: Susman Das Technical Seminar Presentation Switched Capacitor Technology: The switched-capacitor (s/c-) technology of the circuits is the category of sampled-data analog systems used to Determine the correct value of a resistor Reduce required chip area The configuration and parameter selection is done by electronic switches, are of two types: a.Static switches b.Dynamic switches S/C-realization of a resistive branch:

NATIONAL INSTITUTE OF SCIENCE & TECHNOLOGY Presented by: Susman Das Technical Seminar Presentation Applications of FPAA: Integrating analog functionality and saving up to 90% development time. Calibrating or repurposing the FPAA during operation. Integrating the analog I/O around processor- and/or DSP- based systems. The ability of the FPAA to be changed dynamically. anadigm AN10E40 (0212): (One market product)

NATIONAL INSTITUTE OF SCIENCE & TECHNOLOGY Presented by: Susman Das Technical Seminar Presentation FPAA Block diagram:

NATIONAL INSTITUTE OF SCIENCE & TECHNOLOGY Presented by: Susman Das Technical Seminar Presentation Simulation of FPAA:

NATIONAL INSTITUTE OF SCIENCE & TECHNOLOGY Presented by: Susman Das Technical Seminar Presentation Simulation response of FPAA:

NATIONAL INSTITUTE OF SCIENCE & TECHNOLOGY Presented by: Susman Das Technical Seminar Presentation FPAA Product Overview ( AN10E40 ):  Drag and drop circuit design  User parameterizable CAMs/IP Modules pre-package common analog functions.  Single-ended switched capacitor as FPAA base.  Architecture with analog switch fabric  Input/output structure with Single-ended 13 analog I/O cells  Performs Bandwidth DC to 250 kHz & Broadband SNR up to 65 dB  Silicon platform  Static FPAA reconfigurability  Use of EDA tools

NATIONAL INSTITUTE OF SCIENCE & TECHNOLOGY Presented by: Susman Das Technical Seminar Presentation Conclusion: The FPAA technology offers a device with very attractive and universal features, which can be used and exploited in various applications. The FPAA can be very easily and inexpensively utilized in student’s laboratories such as:  The IDT interface provides virtual wiring (drag and drop) and removes the requirement for linking of hardware components,  Students can quickly build complex analog hardware,  Students can see the relationship between analog and digital signal processing, can experience design work, and hardware testing, etc.,  Students are stimulated to perform additional experiments and develop new features of FPAA for practical use. FPAA will find more applications because of its flexibility, low cost and ease of programming.

NATIONAL INSTITUTE OF SCIENCE & TECHNOLOGY Presented by: Susman Das Technical Seminar Presentation Thank You…