Digital Integrated Circuits© Prentice Hall 1995 Devices The MOS Transistor.

Slides:

Advertisements

Similar presentations

Lecture Metal-Oxide-Semiconductor (MOS) Field-Effect Transistors (FET) MOSFET Introduction 1.

Advertisements

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic COMBINATIONAL LOGIC.

Digital Integrated Circuits© Prentice Hall 1995 Low Power Design Low Power Design in CMOS.

Elettronica T A.A Digital Integrated Circuits © Prentice Hall 2003 Inverter CMOS INVERTER.

MODULE SYSTEM LOGIC GATE CIRCUIT DQ CMOS Inverter ASIC Full-Custom Semi-Custom Programmable FPGA PLD Cell-Based Gate Arrays General Purpose DRAM & SRAM.

Introduction to Digital Systems By Dr. John Abraham UT-Panam.

University of Toronto ECE530 Analog Electronics Review of MOSFET Device Modeling Lecture 2 # 1 Review of MOSFET Device Modeling.

Digital Integrated Circuits© Prentice Hall 1995 Devices Jan M. Rabaey The Devices.

SEQUENTIAL LOGIC Digital Integrated Circuits© Prentice Hall 1995 Introduction.

Lecture #26 Gate delays, MOS logic

Digital Integrated Circuits© Prentice Hall 1995 Sequential Logic SEQUENTIAL LOGIC.

© Digital Integrated Circuits 2nd Devices Digital Integrated Circuits A Design Perspective The Devices Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic.

EE415 VLSI Design The Devices: MOS Transistor [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]

© Digital Integrated Circuits 2nd Inverter CMOS Inverter: Digital Workhorse  Best Figures of Merit in CMOS Family  Noise Immunity  Performance  Power/Buffer.

Lecture #24 Gates to circuits

Fig Operation of the enhancement NMOS transistor as vDS is increased

Physical States for Bits. Black Box Representations.

Modern VLSI Design 2e: Chapter 5 Copyright  1998 Prentice Hall PTR Topics n Memory elements. n Basics of sequential machines.

Fig. 5.1 Physical structure of the enhancement-type NMOS transistor: (a) perspective view; (b) cross section. Typically L = 1 to 10 m, W = 2 to 500.

Combinational MOS Logic Circuit

Digital Integrated Circuits A Design Perspective

Module 3: Part 1 The Field-Effect Transistor (FET)

© 2000 Prentice Hall Inc. Figure 6.1 AND operation.

EE314 IBM/Motorola Power PC620 IBM Power PC 601 Motorola MC68020 Field Effect Transistors.

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic COMBINATIONAL LOGIC.

Field-Effect Transistors 1.Understand MOSFET operation. 2. Understand the basic operation of CMOS logic gates. 3. Make use of p-fet and n-fet for logic.

© Digital Integrated Circuits 2nd Devices VLSI Devices  Intuitive understanding of device operation  Fundamental analytic models  Manual Models  Spice.

Digital Integrated Circuits© Prentice Hall 1995 Inverter THE INVERTERS.

EC1354 – VLSI DESIGN SEMESTER VI

MOS Inverter: Static Characteristics

ECE 331 – Digital System Design Transistor Technologies, and Realizing Logic Gates using CMOS Circuits (Lecture #23)

Digital Integrated Circuits© Prentice Hall 1995 Introduction The Devices.

Chapter 7 Complementary MOS (CMOS) Logic Design

Digital Integrated Circuits© Prentice Hall 1995 Sequential Logic SEQUENTIAL LOGIC.

Mary Jane Irwin ( ) Modified by Dr. George Engel (SIUE)

Mary Jane Irwin ( ) CSE477 VLSI Digital Circuits Fall 2002 Lecture 04: CMOS Inverter (static view) Mary Jane.

1 The Physical Structure (NMOS) Field Oxide SiO2 Gate oxide Field Oxide n+ Al SiO2 Polysilicon Gate channel L P Substrate D S L W (D) (S) Metal n+ (G)

Digital Integrated Circuits© Prentice Hall 1995 Inverter THE INVERTERS.

Evolution in Complexity Evolution in Transistor Count.

NOTICES Project proposal due now Format is on schedule page

EGRE 427 Advanced Digital Design Figures from Application-Specific Integrated Circuits, Michael John Sebastian Smith, Addison Wesley, 1997 Chapter 2 CMOS.

© Digital Integrated Circuits 2nd Devices Digital Integrated Circuits A Design Perspective The Devices Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic.

The Devices Digital Integrated Circuit Design Andrea Bonfanti DEIB

© Digital Integrated Circuits 2nd Devices Digital Integrated Circuits A Design Perspective The Devices Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic.

Jan M. Rabaey The Devices Digital Integrated Circuits© Prentice Hall 1995 Introduction.

THE INVERTERS. DIGITAL GATES Fundamental Parameters l Functionality l Reliability, Robustness l Area l Performance »Speed (delay) »Power Consumption »Energy.

16-1 McGraw-Hill Copyright © 2001 by the McGraw-Hill Companies, Inc. All rights reserved. Chapter Sixteen MOSFET Digital Circuits.

Digital Integrated Circuits© Prentice Hall 1995 Sequential Logic SEQUENTIAL LOGIC.

Figure 3.1 Logic values as voltage levels Figure 3.2 NMOS transistor as a switch DrainSource x = "low"x = "high" (a) A simple switch controlled by the.

ECE442: Digital ElectronicsSpring 2008, CSUN, Zahid Static CMOS Logic ECE442: Digital Electronics.

1 The Physical Structure (NMOS) Field Oxide SiO2 Gate oxide Field Oxide n+ Al SiO2 Polysilicon Gate channel L P Substrate D S L W (D) (S) Metal n+ (G)

EE141 © Digital Integrated Circuits 2nd Devices 1 Digital Integrated Circuits A Design Perspective The Devices Jan M. Rabaey Anantha Chandrakasan Borivoje.

Digital Integrated Circuits© Prentice Hall 1995 Devices Jan M. Rabaey The Devices.

Chapter 12 : Field – Effect Transistors 12-1 NMOS and PMOS transistors 12-2 Load-line analysis of a simple NMOS amplifier 12-3 Small –signal equivalent.

Advanced VLSI Design Unit 04: Combinational and Sequential Circuits.

EE141 © Digital Integrated Circuits 2nd Devices 1 Lecture 5. CMOS Device (cont.) ECE 407/507.

EE141 © Digital Integrated Circuits 2nd Devices 1 Goal of this lecture  Present understanding of device operation  nMOS/pMOS as switches  How to design.

Inverter Chapter 5 The Inverter April 10, Inverter Objective of This Chapter  Use Inverter to know basic CMOS Circuits Operations  Watch for performance.

EE141 © Digital Integrated Circuits 2nd Inverter 1 Digital Integrated Circuits A Design Perspective The Inverter Jan M. Rabaey Anantha Chandrakasan Borivoje.

Digital Integrated Circuits A Design Perspective

An Introduction to VLSI (Very Large Scale Integrated) Circuit Design

1 Contents Reviewed Rabaey CH 3, 4, and 6. 2 Physical Structure of MOS Transistors: the NMOS [Adapted from Principles of CMOS VLSI Design by Weste & Eshraghian]

EE141 © Digital Integrated Circuits 2nd Devices 1 Digital Integrated Circuits A Design Perspective The Devices Jan M. Rabaey Anantha Chandrakasan Borivoje.

Solid-State Devices & Circuits

CMOS Logic Gates. NMOS transistor acts as a switch 2 When gate voltage is 0 V No channel is formed current does not flow easily “open switch” When gate.

Introduction to VLSI Design© Steven P. Levitan 1998 Introduction Design Technologies.

The MOS Transistor Figures from material provided with Digital Integrated Circuits, A Design Perspective, by Jan Rabaey, Prentice Hall, 1996.

EE141 Chapter 3 VLSI Design The Devices March 28, 2003.

Design Technologies Custom Std Cell Performance Gate Array FPGA Cost.

Presentation transcript:

Digital Integrated Circuits© Prentice Hall 1995 Devices The MOS Transistor

Digital Integrated Circuits© Prentice Hall 1995 Devices Cross-Section of CMOS Technology

Digital Integrated Circuits© Prentice Hall 1995 Devices MOS transistors Types and Symbols D S G D S G G S DD S G NMOS Enhancement NMOS PMOS Depletion Enhancement B NMOS with Bulk Contact

Digital Integrated Circuits© Prentice Hall 1995 Devices Threshold Voltage: Concept

Digital Integrated Circuits© Prentice Hall 1995 Devices Current-Voltage Relations

Digital Integrated Circuits© Prentice Hall 1995 Devices Current-Voltage Relations

Digital Integrated Circuits© Prentice Hall 1995 Devices Transistor in Saturation

Digital Integrated Circuits© Prentice Hall 1995 Devices I-V Relation

Digital Integrated Circuits© Prentice Hall 1995 Devices A model for manual analysis

Digital Integrated Circuits© Prentice Hall 1995 Devices The Sub-Micron MOS Transistor

Digital Integrated Circuits© Prentice Hall 1995 Devices Threshold Variations V DS VTVT

Digital Integrated Circuits© Prentice Hall 1995 Devices Parasitic Resistances

Digital Integrated Circuits© Prentice Hall 1995 Devices Velocity Saturation (1)

Digital Integrated Circuits© Prentice Hall 1995 Devices Velocity Saturation (2)

Digital Integrated Circuits© Prentice Hall 1995 Devices Sub-Threshold Conduction

Digital Integrated Circuits© Prentice Hall 1995 Devices Latchup

Digital Integrated Circuits© Prentice Hall 1995 Devices SPICE MODELS

Digital Integrated Circuits© Prentice Hall 1995 Devices MAIN MOS SPICE PARAMETERS

Digital Integrated Circuits© Prentice Hall 1995 Devices SPICE Transistors Parameters

Digital Integrated Circuits© Prentice Hall 1995 Devices SPICE Parameters for Parasitics

Digital Integrated Circuits© Prentice Hall 1995 Devices Technology Evolution

Digital Integrated Circuits© Prentice Hall 1995 Devices The CMOS Inverter: A First Glance

Digital Integrated Circuits© Prentice Hall 1995 Devices VTC of Real Inverter

Digital Integrated Circuits© Prentice Hall 1995 Devices Dynamic Behavior of MOS Transistor

Digital Integrated Circuits© Prentice Hall 1995 Devices Delay Definitions

Digital Integrated Circuits© Prentice Hall 1995 Devices CMOS Inverters Polysilicon In Out Metal1 V DD GND PMOS NMOS 1.2  m =2

Digital Integrated Circuits© Prentice Hall 1995 Devices Using Cascaded Buffers

Digital Integrated Circuits© Prentice Hall 1995 Devices COMBINATIONAL LOGIC

Digital Integrated Circuits© Prentice Hall 1995 Devices Static CMOS

Digital Integrated Circuits© Prentice Hall 1995 Devices Example Gate: NAND

Digital Integrated Circuits© Prentice Hall 1995 Devices 4-input NAND Gate In1In2In3In4 Vdd GND Out

Digital Integrated Circuits© Prentice Hall 1995 Devices Where Does Power Go in CMOS?

Digital Integrated Circuits© Prentice Hall 1995 Devices SEQUENTIAL LOGIC

Digital Integrated Circuits© Prentice Hall 1995 Devices Master-Slave Flip-Flop

Digital Integrated Circuits© Prentice Hall 1995 Devices The Ellmore Delay

Digital Integrated Circuits© Prentice Hall 1995 Devices The Clock Skew Problem