CRATE 18U (Frontal view) FAN TRAY FROM RECEIVER-II SUM-MEZZANINE (24 channels arranged in 3 connectors of 8 channels) 529 channels SPI-BACKPLANE SUM-BACKPLANE.

Slides:



Advertisements
Similar presentations
New Corporate Identity Poster Design Department of Physics and Astronomy, University College London Erdem Motuk, Martin Postranecky, Matthew Warren, Matthew.
Advertisements

AMS Software Review ACC Slow Control Monitoring Ch Chung, A. Goerres, Th. Kirn I. Phys. Institute B, KSC, 31st January 2011.
TPC DETECTOR SEGMENTATION OF THE READOUT PLANE LATERAL VIEW OF THE TPC
Digital RF Stabilization System Based on MicroTCA Technology - Libera LLRF Robert Černe May 2010, RT10, Lisboa
CHL -2 Level 1 Trigger System Fully Pipelined Custom ElectronicsDigitization Drift Chamber Pre-amp The GlueX experiment will utilize fully pipelined front.
ALICE Trigger System Features Overall layout Central Trigger Processor Local Trigger Unit Software Current status On behalf of ALICE collaboration:D. Evans,
N. Voumard, AB-BT-EC LBDS Audit, CERN LBDS Trigger Signal Distribution Trigger Synchronization Unit (TSU) Trigger Fan Out (TFO) Power Trigger Unit.
RPC Electronics Status Overall system TDC –Digitizing frequency issue (determine the bin size of the TDC value) Discriminator test result Trigger module.
Veto Wall Test Hyupwoo Lee MINERvA/Jupiter Group Meeting July 18, 2007.
1 Integration of the HV Distribution System to the First TRD Super Module P. Mantzaridis, A. Markouizos, P. Mitseas, A. Petridis, S. Potirakis, M. Tsilis,
H. EvansRun IIb L1Cal Meeting: 1-May-031 Goals of the Summer Integration Test Summer Integration Schedule –16-Jul-03 – 8-Oct-03 Test Infrastructure –what.
GDC Workshop Session 2 - DVR System 2003/11. Agenda DVR Product Overview (5 min) DVR Hardware Installation (30 min) System Major Functions Setup (50 min)
A* candidate for the power supply Wiener MPOD-LV crate w/ remote control only (except for local on/off switch) Type “EC LV” Front or rear connections (reverse.
TP gate TP line 1 TP line 2 SlowCtrlRS232 SL PW thr Thr remote/local Thr set I2C 5V 2.5V Fast masks TP Lvds output for scalers gate control Slowctrl connector.
TID and TS J. William Gu Data Acquisition 1.Trigger distribution scheme 2.TID development 3.TID in test setup 4.TS development.
Nectar F2F, Barcelona /23/2015K.-H. Sulanke, DESY1 The Digital Trigger Backplane Rev. 2 power ethernet Frontend board connector L0 in /out and...
F.F. - 18/07/ User Guide of the Input Trigger Multiplexer unit with input signal rate counters.
Off Detector Electronics System [LNF-INFN] 1 Off Detector Electronics System Fan Unit ODEODE 1 ODEODE 2 ODEODE 3 ODEODE 4 ODEODE 5 ODEODE 6 ODEODE 7 ODEODE.
Mixing and Signal Routing The Basics. A mixer, at its most basic level, comprises Inputs Gain stage(s) Summing Amp(s) Output.
11/01/2006Wilco Vink / Martin van Beuzekom / L. Wiggers L0 ECS Workshop Pile-Up System.
Alex Madorsky University of Florida/Physics Track Finder production readiness review, Rice, August 2004 Track Finder Crate, Backplane and Parts Alex Madorsky.
LNL 1 SLOW CONTROLS FOR CMS DRIFT TUBE CHAMBERS M. Bellato, L. Castellani INFN Sezione di Padova.
HBD FEM the block diagram preamp – FEM cable Status Stuffs need to be decided….
High Voltage System outside Drawers Tilecal upgrade meeting at Stockholm (3-5 June 2013) François Vazeille on behalf of Roméo Bonnefoy, Christian Fayard,
SPD Control Board 16th February SPD Control Board (VFE control and SPD multiplicity) VFE’s control (I2C communication: SDA,SCL; clock; reset/trigger.
Updated HBD FEM Diagram Clock Master Clock fanoutADC Optical out Backplane Crate GTM/Ethernet New Daughter card + DCM Test pulse.
Laurent Locatelli LHCb CERN Calo commissioning meeting 16th April 2008 Trigger Validation Board PVSS control status 1.
MSS2 HARDWARE ASSEMBLY  FROM LAURENT DERONT. FORMAT STANDARD 6U CRATE  1 ST BACKPLANE INTERFACE CONNECTOR DB37 (Front side) TO DIN (Back Side) 1.
Ideas about Tests and Sequencing C.N.P.Gee Rutherford Appleton Laboratory 3rd March 2001.
Acquisition Crate Design BI Technical Board 26 August 2011 Beam Loss Monitoring Section William Vigano’ 26 August
Final FED 1 Testing Set Up Testing idea and current status Preliminary results Future development Summary M. Noy
Update on final LAV front-end M. Raggi, T. Spadaro, P. Valente & G. Corradi, C. Paglia, D. Tagnani.
Towards a final design of LAV front-end M. Raggi, T. Spadaro, P. Valente & G. Corradi, C. Paglia, D. Tagnani.
ESS LLRF and Beam Interaction. ESS RF system From the wall plug to the coupler Controlled over EPICS Connected to the global Machine Protection System.
KLM Trigger Status Barrel KLM RPC Front-End Brandon Kunkler, Gerard Visser Belle II Trigger and Data Acquistion Workshop January 17, 2012.
R. Fantechi. Shutdown work Refurbishment of transceiver power supplies Power supplies dismounted Shipped to Orsay this week Refurbishment work to start.
Beam diagnostics developments at LAPP: Digital part CTF3 Collaboration Meeting Louis Bellier, Richard Hermel, Yannis Karyotakis, Jean Tassan,
Connector Differential Receiver 8 Channels 65 MHz 12 bits ADC FPGA Receive/buffer ADC data Format triggered Events Generate L1 Primitives Receive timing.
12 September 2006Silicon Strip Detector Readout Module J. Hoffmann SIDEREM SIlicon Strip DEtector REadout Module.
CALO DCS upgrade A. Konoplyannikov, M. Soldatov, A. Ostankov, Yu. Guz (IHEP, Protvino) V. Kudryavtsev (BINP, Novosibirsk)
GAN: remote operation of accelerator diagnosis systems Matthias Werner, DESY MDI.
Trigger Tests Patrick Robbe, LAL Orsay, 8 Feb 2012.
11 October 2002Paul Dauncey - CDR Introduction1 CDR Introduction and Overview Paul Dauncey Imperial College London.
PHENIX Safety Review Overview of the PHENIX Hadron Blind Detector Craig Woody BNL September 15, 2005.
CRATE 18U (Frontal view) FAN TRAY FROM RECEIVER-II SUM-MEZZANINE (24 channels arranged in 3 connectors of 8 channels) 529 channels SPI-BACKPLANE SUM-BACKPLANE.
06/03/2002Ivan Hruska EP/ATE1 LV brick for TILECAL  Overview Design summary Results from 2nd radiation tests in PSI Villingen Bulk supply Plans for future.
RPC Electronics Link system RPC Annual Review, CERN, June 13, 2006 Maciek Kudla for Lappeenranta and Warsaw University.
Hall–D Level-1 Trigger Commissioning Part II A.Somov, H.Dong Jefferson Lab 12 GeV Trigger Workshop, July 8, 2010  Play Back Test Vector in Hall-D commissioning.
E Ethernet C CAN bus P Profibus HV HV cables LV LV cables (+busbar) S Serial (RS232) Signal cable Other/Unknown Liquid or Gas Cable and/or Bus PCI-XYZ.
1 Timing of the calorimeter monitoring signals 1.Introduction 2.LED trigger signal timing * propagation delay of the broadcast calibration command * calibration.
THE WaveDAQ SYSTEM FOR THE MEG II UPGRADE … read out by MIDAS Stefan Ritt, Paul Scherrer Institute, Switzerland 15 July 2015MIDAS Workshop, TRIUMF Paul.
System Demonstrator: status & planning The system demonstrator starts as “vertical slice”: The vertical slice will grow to include all FTK functions, but.
Status of integration in USA15. Status of rack layout 20/03/2015FTK Italia - A. Lanza2 Rack Y A2 equipped with turbine cooling system and nominal.
Stefan Ritt Data Acquisition for 22 Oct 2013Fukuoka MEGup MEG2 MEG’ MEGng.
CTA Trigger and Integration Meeting, HU Berlin, /25/2016K.-H. Sulanke, DESY1 A Digital Trigger for CTA Cameras K.-H. Sulanke DESY.
Analog Trigger for CTA MST CTA MST Trigger & Integration Meeting Berlin, 7 November 2011 Luis A. Tejedor on behalf of GAE-UCM, IFAE & CIEMAT groups 1.
The Clock Distribution inside the CTA Camera Axel Kretzschmann, DESY Zeuthen,
SVD FADC Status Markus Friedl (HEPHY Vienna) Wetzlar SVD-PXD Meeting, 5 February 2013.
Krzysztof Czuba, ISE, Warsaw ATCA - LLRF project review, DESY, Dec , XFEL The European X-Ray Laser Project X-Ray Free-Electron Laser Master Oscillator.
T. Gorski, et al., U. Wisconsin, April 28, 2010 SHLC RCT MicroTCA Development - 1 SLHC Cal Trigger Upgrade SLHC Regional Calorimeter Trigger MicroTCA Development.
ECAL Front-end development
Logic What is logic? Logic is the name given to an electronic component which will monitor a number of inputs and give an output depending on them Input.
Ideas and design concepts, and challenges
Preparation for Station Acceptance Test
TX AMPLIFIERS Small power amplifiers Small form factor Mounts anywhere.
Combiner functionalities
ATLAS USA15 - Rack 52U with 9U crates, remote PS
Track Finder Crate, Backplane and Parts
Measurement 2 Measurement 3 Condition Monitoring Integration with Embedded Software and On Key Hardware’s embedded software/analysis tool and specialist.
We are working on developing “cheap” RTD monitoring channels for the CMS Phase-2 requirements. The channels will provide the complete readout for 4-wire.
Presentation transcript:

CRATE 18U (Frontal view) FAN TRAY FROM RECEIVER-II SUM-MEZZANINE (24 channels arranged in 3 connectors of 8 channels) 529 channels SPI-BACKPLANE SUM-BACKPLANE ASTRO-BOARD 1 out TRIGGER MONITOR TRIGGER OUTPUTS CLIP-BOARD NR. 18 SUM-BOARDS CLIP-BOARD NR. 1 Direction

CRATE 18U (Frontal view) FAN TRAY SPI-BACKPLANE ASTRO-BOARD CLIP-BOARD NR. 18 SUM-BOARDS CLIP-BOARD NR. 1 SOFTWAR E CONTROL BUS CONTROLS

FAN TRAY CRATE 18U (Lateral view: Astro-board) D1 D2 D3 SPI-BACKPLANE (3U) SUM-BACKPLANE (10U) ASTRO-BOARD (9U) POWER SUPPLY CLIP-BOARD POWER SUPPLY BACKPLANE FROM SUM-BOARDS Power stage Global OR trigger, attenuation, delay, clipping & thresholds set up SPI control ( master ) TRIGGER OUTPUTS J1 DATA

Feedback: Privacy Policy Feedback
Do Not Sell My Personal Information
About project: SlidePlayer Terms of Service

© 2025 SlidePlayer.com. Inc. All rights reserved.