Midterm Exam ReviewCopyright 2006 - Joanne DeGroat, ECE, OSU1 Verification Project 2 Rubric for Plan/Report.

Slides:



Advertisements
Similar presentations
Practice Midterm Welcome to Pstat5E: Statistics with Economics and Business Applications Yuedong Wang Solution to Practice Midterm Exam.
Advertisements

L23 – Adder Architectures. Adders  Carry Lookahead adder  Carry select adder (staged)  Carry Multiplexed Adder  Ref: text Unit 15 9/2/2012 – ECE 3561.
L9 – State Assignment and gate implementation. States Assignment  Rules for State Assignment  Application of rule  Gate Implementation  Ref: text.
L7 – Derivation of State Graphs and Tables – Moore Machines.
2/2/09 - L14 Patents Part2Copyright Joanne DeGroat, ECE, OSU1 Patents Part 2.
9/15/09 - L15 Decoders, Multiplexers Copyright Joanne DeGroat, ECE, OSU1 Binary additon & subtraction.
9/15/09 - L22 Sequential Circuit Design Copyright Joanne DeGroat, ECE, OSU1 Sequential Circuit Design Creating a sequential circuit to address a.
9/15/09 - L25 Registers & Load Enable Copyright Joanne DeGroat, ECE, OSU1 Registers & Load Enable.
1/8/ L24 IEEE Floating Point Basics Copyright Joanne DeGroat, ECE, OSU1 IEEE Floating Point The IEEE Floating Point Standard and execution.
9/15/09 - L3 CodesCopyright Joanne DeGroat, ECE, OSU1 Codes.
1 Phases of LEARNING  Acquisition - initial demonstration of skill characterized by error, hesitation (need for prompting) and inefficiency  Fluency-
9/15/09 - L15 Decoders, Multiplexers Copyright Joanne DeGroat, ECE, OSU1 Decoders and Multiplexers.
12/28/08 - L6 ProcessesCopyright Joanne DeGroat, ECE, OSU1 The Request for Information (RFI)
EE694v-Verification-Lect11-1- Lect 35 – Verification Project 2 Design of fault tolerant circuit testing and fault simulation. What needs verified –A SEC/DED.
L5 – Sequential Circuit Design
Copyright 2012 Joanne DeGroat, ECE, OSU 1 ECE 5462 HDL Design and Verification.
9/15/09 - L27 CountersCopyright Joanne DeGroat, ECE, OSU1 Final Exam Review Exam Time: MONDAY o dark 30 7:30AM this room.
EE694v-Verification-Lect11-1- Lect : The FP adder test plan As noted earlier – there is a difference in black box and while box testing and verificiation.
Fsim_logic – A VHDL type for testing of FLYTRAP by Joanne E. DeGroat, Ph.D. Associate Professor The Ohio State University.
1/8/ L3 Data Path DesignCopyright Joanne DeGroat, ECE, OSU1 ALUs and Data Paths Subtitle: How to design the data path of a processor.
1/8/ L11 Project Step 5Copyright Joanne DeGroat, ECE, OSU1 Project Step 5 Step 2 in behavioral modeling. Use of procedures.
1/8/ L20 Project Step 8 - Data Path Copyright Joanne DeGroat, ECE, OSU1 State Machine Design with an HDL A methodology that works for documenting.
9/15/09 - L15 Decoders, Multiplexers Copyright Joanne DeGroat, ECE, OSU1 Decoders and Multiplexer Circuits.
10/17/11 - L7a The Problem Statement Copyright Joanne DeGroat, ECE, OSU1 The problem statement.
A Software Layer for Disk Fault Injection Jake Adriaens Dan Gibson CS 736 Spring 2005 Instructor: Remzi Arpaci-Dusseau.
1/8/ L7 Project Step 3Copyright Joanne DeGroat, ECE, OSU1 Project Step 3 Structural Modeling and the Generate Statement.
Copyright 2009 Joanne DeGroat, ECE, OSU 1 ECE 762 Theory and Design of Digital Computers, II (A real course title: Design and Specification of Digital.
ECE 764 – Project B.  Why is package needed?  What is package to do?  The verification task.
9/15/09 - L21 Sequential Circuit Analaysis Copyright Joanne DeGroat, ECE, OSU1 Sequential Circuit Analysis.
9/15/09 - L24 Other FF TypesCopyright Joanne DeGroat, ECE, OSU1 Other FF Types.
9/15/09 - L15 Decoders, Multiplexers Copyright Joanne DeGroat, ECE, OSU1 Decoders and Multiplexer Circuits.
9/15/09 - L26 Shift RegistersCopyright Joanne DeGroat, ECE, OSU1 Shift Registers.
9/15/09 - L13 Technology Mapping & Verificaiton Copyright Joanne DeGroat, ECE, OSU1 Technology Mapping and Verification.
1/8/ Data Path Design & Control Copyright Joanne DeGroat, ECE, OSU1 Processor Data Paths - ALU and Registers Incorporating the ALU into a.
Verification – The importance
8/30/2012Copyright Joanne DeGroat, ECE, OSU1 Using ModelSim under LINUX.
Lecture 1 – Overview (rSp06) ©2008 Joanne DeGroat, ECE, OSU -1- Functional Verification of Hardware Designs EE764 – Functional Verification of Hardware.
EE694v-Verification-Lect7-1- Verification Plan & Levels of Verification The Verification Plan Yesterdays and today’s design environment Design specification.
11/15/11 - L16 Professional TalksCopyright Joanne DeGroat, ECE, OSU1 Professional Talks.
Software Reliability “The most important dynamic characteristic of most software systems..” Sommerville (5th ed.) p365.
9/15/09 - L19 Sequential CircuitsCopyright Joanne DeGroat, ECE, OSU1 Sequential Cirucits.
1/8/ L11 Project Step 5Copyright Joanne DeGroat, ECE, OSU1 Project Step 7 Behavioral modeling of a dual ported register set.
Midterm Exam ReviewCopyright Joanne DeGroat, ECE, OSU1 Midterm Exam Notes.
1/25/09 - L9 Abstracts and Summaries Copyright Joanne DeGroat, ECE, OSU1 Abstracts and Summeries.
Project 1.  Two parts Implement a 3 bit Gray Code Counter Implement a 4-to-1 muxtiplexer  Can be done on Altera (Quartis) or Xilinx 8/22/2012 – ECE.
Lecture 1 – Overview (rSp06) ©2008 Joanne DeGroat, ECE, OSU -1- Functional Verification of Hardware Designs EE764 – Functional Verification of Hardware.
Common Elements in Sequential Design. Lecture 3 topics  Registers and Register Transfer  Shift Registers  Counters Basic Counter Partial sequence counters.
1/8/ L25 Floating Point Adder Copyright Joanne DeGroat, ECE, OSU1 IEEE Floating Point Adder Using the IEEE Floating Point Standard for an.
MicroBaby ALU.
2/2/09 - L15 Presentation Guidelines Copyright Joanne DeGroat, ECE, OSU1 Presentation Guidelines.
L5 – Sequential Circuit Design
IEEE Std 1074: Standard for Software Lifecycle
Incrementing and Decrementing
Verification Plan & Levels of Verification
Design Specification Document
L9 - Verification Strategies
Software Verification and Validation
Software Verification and Validation
Step 2 in behavioral modeling. Use of procedures.
Copyright Joanne DeGroat, ECE, OSU
L11 – Midterm Review.
IEEE Floating Point Adder Verification
Copyright Joanne DeGroat, ECE, OSU
L11 – State Machine Analysis
Software Verification and Validation
L4 – An overview of Quartis
The transaction problem.
L25 – Final Review AU 15 Final Exam – Classroom – Journalism 300
Copyright Joanne DeGroat, ECE, OSU
Copyright Joanne DeGroat, ECE, OSU
Presentation transcript:

Midterm Exam ReviewCopyright Joanne DeGroat, ECE, OSU1 Verification Project 2 Rubric for Plan/Report

Midterm Exam ReviewCopyright Joanne DeGroat, ECE, OSU2 Rubric  These are the general points that should be addressed in the verification plan. Description of what is being verified  The fault tolerant adder  Package fbit_logic  Package fsim_logic  For verification of each of these you do not necessarily have a single test bench. For this project it is probably best to have a series of test benches.

Verification of fbit  Overview of the package  Verify the functional correctness of the package.  Verify and characterize the error injection ability of the package. Create test(s) that will insure that the distribution of error injection is random. Midterm Exam ReviewCopyright Joanne DeGroat, ECE, OSU3

Verification of fsim  Overview of the package  Verify the functional correctness of the package.  Verify and characterize the error injection ability of the package. Create test(s) that will insure that the distribution of error injection is random. Midterm Exam ReviewCopyright Joanne DeGroat, ECE, OSU4

Verification of the SEC/DED adder  Were given a counter that helps significantly in effort.  Verify the counter (easy).  Verify the adder with no error injection.  Verify adder with only a few errors in an exhaustive run.  Verify the adder with several errors injected during the same length run. Midterm Exam ReviewCopyright Joanne DeGroat, ECE, OSU5

Definition of success  Needs to formally define how you will know the verification tasks is completed.  The report will detail implementation of the plan and the results from execution of the work.  The presentation will do the same. Midterm Exam ReviewCopyright Joanne DeGroat, ECE, OSU6