VAX Computer Architecture Michael Collins CS350 – Computer Organization Section 1 – Spring 2002.

Slides:



Advertisements
Similar presentations
CPU Structure and Function
Advertisements

1 Lecture 3: Instruction Set Architecture ISA types, register usage, memory addressing, endian and alignment, quantitative evaluation.
EECC551 - Shaaban #1 Lec # 2 Fall Instruction Set Architecture (ISA) “... the attributes of a [computing] system as seen by the programmer,
Operating Systems: Paging/2 1 Examples of Paging Architectures Manchester University/Ferranti ATLAS (1962) –concept of Virtual Memory invented in Manchester.
Instruction Set Architecture Classification According to the type of internal storage in a processor the basic types are Stack Accumulator General Purpose.
Computer Organization and Architecture
M. Mateen Yaqoob The University of Lahore Spring 2014.
Chapter 12 Memory Organization
1: Background1 System Programming ( 系統程式 ) Main goal: r What is a system software? m Compiler m Assembler m Loader and Linker m Debugger… r To design and.
System Programming Chih-Hung Wang Chapter 1: Background (Part-1) 參考書目
CSE378 ISA evolution1 Evolution of ISA’s ISA’s have changed over computer “generations”. A traditional way to look at ISA complexity encompasses: –Number.
1 Hardware and Software Architecture Chapter 2 n The Intel Processor Architecture n History of PC Memory Usage (Real Mode)
COMP3221: Microprocessors and Embedded Systems Lecture 2: Instruction Set Architecture (ISA) Lecturer: Hui Wu Session.
1 RISC Machines l RISC system »instruction –standard, fixed instruction format –single-cycle execution of most instructions –memory access is available.
Unit -II CPU Organization By- Mr. S. S. Hire. CPU organization.
MIS 175 Spring Learning Objectives When you finish this chapter, you will: –Recognize major components of an electronic computer. –Understand how.
Part II: Addressing Modes
Some material taken from Assembly Language for x86 Processors by Kip Irvine © Pearson Education, 2010 Slides revised 2/2/2014 by Patrick Kelley.
CPS120: Introduction to Computer Science
Assembly Language for Intel-Based Computers, 4 th Edition Chapter 2: IA-32 Processor Architecture (c) Pearson Education, All rights reserved. You.
Lecture#14. Last Lecture Summary Memory Address, size What memory stores OS, Application programs, Data, Instructions Types of Memory Non Volatile and.
VAX-11/780 – A Virtual Address Extension to the DEC PDP-11 Family ( Author : W.D.Strecker ) By Padmaja chowti.
1 CS503: Operating Systems Spring 2014 Dongyan Xu Department of Computer Science Purdue University.
Topic:The Motorola M680X0 Family Team:Ulrike Eckardt Frederik Fleck André Kudra Jan Schuster Date:Thursday, 12/10/1998 CS-350 Computer Organization Term.
Three fundamental concepts in computer security: Reference Monitors: An access control concept that refers to an abstract machine that mediates all accesses.
Dr Mohamed Menacer College of Computer Science and Engineering Taibah University CS-334: Computer.
Computer Systems Organization CS 1428 Foundations of Computer Science.
1 © 2004 Hill, from Falsafi, Hill, Hoe, Lipasti, Shen, Smith, Sohi, Vijaykumar, & Wood  Chapter 2: Instruction Sets CS/ECE/752 Vax & Emer/Clark Instructor:
VAX. Agenda VAX and its History VAX ISA VAX Virtual Address Microcode.
Introduction to Computer Architecture. What is binary? We use the decimal (base 10) number system Binary is the base 2 number system Ten different numbers.
Chapter Six Sun SPARC Architecture. SPARC Processor The name SPARC stands for Scalable Processor Architecture SPARC architecture follows the RISC design.
Instruction Set Architecture The portion of the machine visible to the programmer Issues: Internal storage model Addressing modes Operations Operands Encoding.
VAX-11/780 A VIRTUAL ADDRESS EXTENSION TO THE DEC PDP-11 FAMILY VAX-11/780 A VIRTUAL ADDRESS EXTENSION TO THE DEC PDP-11 FAMILY W.D.STRECKER W.D.STRECKER.
Computer Science 516 Week 4 Lecture Notes. Addresses Related to C++ pointers Not consistently covered in CS575 Essential to Computer Architecture.
IBM System/360 Matt Babaian Nathan Clark Paul DesRoches Jefferson Miner Tara Sodano.
COMPUTER ORGANIZATION AND ASSEMBLY LANGUAGE Lecture 19 & 20 Instruction Formats PDP-8,PDP-10,PDP-11 & VAX Course Instructor: Engr. Aisha Danish.
Chapter 7 Low-Level Programming Languages Nell Dale John Lewis.
Architecture of Microprocessor
Chapter 10 Instruction Sets: Characteristics and Functions Felipe Navarro Luis Gomez Collin Brown.
COMPUTER ORGANIZATION AND ASSEMBLY LANGUAGE Lecture 21 & 22 Processor Organization Register Organization Course Instructor: Engr. Aisha Danish.
The Instruction Set Architecture. Hardware – Software boundary Java Program C Program Ada Program Compiler Instruction Set Architecture Microcode Hardware.
Main memory Processor Bus Cache memory Figure 1.5.The processor cache.
Chapter Two Hardware Basics: Inside the Box ©1999 Addison Wesley Longman2.2 Chapter Outline What Computers Do A Bit About Bits The Computer’s Core: CPU.
Capability of processor determine the capability of the computer system. Therefore, processor is the key element or heart of a computer system. Other.
The Evolution of the Intel 80x86 Architecture Chad Derrenbacker Chris Garvey Manpreet Hundal Tom Opfer CS 350 December 9, 1998.
8051 Micro Controller. Microcontroller versus general-purpose microprocessor.
Copyright 2006 by Timothy J. McGuire, Ph.D. 1 MIPS Programming Model CS 333 Sam Houston State University Dr. Tim McGuire.
CISC. What is it?  CISC - Complex Instruction Set Computer  CISC is a design philosophy that:  1) uses microcode instruction sets  2) uses larger.
1 x86 Programming Model Microprocessor Computer Architectures Lab Components of any Computer System Control – logic that controls fetching/execution of.
Computer Architecture
EEL 4709C Prof. Watson Herman Group 4 Ali Alshamma, Derek Montgomery, David Ortiz 11/11/2008.
David Kauchak CS 52 – Spring 2017
Introduction to Computer Architecture
David Kauchak CS 52 – Spring 2016
University of Gujrat Department of Computer Science
The Computer Architecture
CS 301 Fall 2002 Computer Organization
Today’s agenda Hardware architecture and runtime system
Memory Organization.
Computer Instructions
Evolution of ISA’s ISA’s have changed over computer “generations”.
Introduction to Microprocessor Programming
Evolution of ISA’s ISA’s have changed over computer “generations”.
Evolution of ISA’s ISA’s have changed over computer “generations”.
Evolution of ISA’s ISA’s have changed over computer “generations”.
Chapter 10 Instruction Sets: Characteristics and Functions
Presentation transcript:

VAX Computer Architecture Michael Collins CS350 – Computer Organization Section 1 – Spring 2002

Background Built by Digital Equipment Corporation Introduced in bit architecture One of most popular architectures ever Highly compatible with PDP-11 Rated in VAX Units of Performance Still used today

Data Types Byte was basic unit Not all had to be implemented in a system for it to function 16 types –Byte, word, longword, quadword, octaword, F_floating, D_floating, G_floating, H_floating, variable-length bit field, absolute queues, self-relative queues, character string, trailing numeric string, leading separate numeric string, packed decimal string

Addressing Key point of architecture 32-bit 4.3 billion bytes of virtual address space 9 basic modes –Register, register deferred, autoincrement, autoincrement deferred, autodecrement, displacement, displacement deferred, literal, index

Processor State Portion of a process that is store in the processor’s registers rather than memory while it is executing bit general purpose registers –Base registers, index registers, temporary storage, accumulators, specialized registers 15, program counter 14, stack pointer 13, current frame pointer 12, argument pointer 32-bit Processor status longword 32-bit Internal processor register

Memory Memory manager 4 access modes –Kernel, executive, supervisor, user Page table Virtual address space –System address space, Per-process space

Timeline 1975 – Virtual Address eXtension (VAX) computer architecture is first announced – VAX-11/780 : case is 60” tall by 47” wide; hit MIPS barrier; four megabytes of Random Access Memory (RAM); implemented all instructions, system rated at 1.0VUP – MicroVAX I : case is 22” tall by 6” wide by 28” deep; first VAX to use a true subset implementation; very slow, rated at.3VUP – VAX 8600 : case is 60” tall by 80” wide; implemented all instructions; system rated at 4VUP – MicroVAX II : first single-chip processor; subset instruction implementation; commercially a very popular system; system rated at.9VUP 1986 – VAX 8200 : case is 42” tall by 22” wide; implemented all instructions but not PDP-11 compatibility mode; system rated at 1.2VUP.

Timeline (cont.) 1987 – VAXStation 2000 : very small system; popular for graphic design; system rated at.9VUP – MicroVAX 3500/3600 : first VAX to use CVAX chip; had physical space for 64 megabytes RAM; system rated at 2.7VUP – VAX 9000 : known as a big, hot, expensive, and electricity consuming machine; system rated at 157VUP – VAX 4000 : known as a more robust and useful MicroVAX; supported 512 megabytes RAM; depending upon model, rated from 5- 45VUP – VAX 6000 : first VAX to use Mariah chip; system rated at 72VUP – VAX 7000/10000 : rated at 91MHz – Development of new models ends – Compaq purchases DEC for $9.6 billion – Sales of new systems ends.

Bibliography - Compaq Corporation (2001). “VAX MACRO and Instruction Set Reference Manual.” URL: - Compaq Corporation (Date unknown). “VAX Timeline.” URL: - Haemmerle, Vance (1997). “My other VAX is a VAXBar.” URL: - (Date unknown). “VAX.” URL: - Jones International (1999). “Digital Equipment Corporation (DEC).” URL: - Leonard, Timothy (1987). VAX Architecture Reference Manual. Billerica, MA: DECBooks. QA76.8.V37V : ISBN X - Pyramid Technology Services. (Date unknown). “VAX VUP Comparison Chart.” URL: - Silverman, Dwight. “Compaq Buys Digital, Rises to Industry’s Top 3.” Houston Chronicle. 27 January URL: