1 A 90nm 512Mb 166MHz Multilevel Cell Flash Memory with 1.5MByte/s Programming Adopted from ISSCC Dig. Tech. Papers, Feb.2005, Intel Corporation[2.6] Presented.

Slides:

Advertisements

Similar presentations

Circuit Modeling of Non-volatile Memory Devices

Advertisements

University of Tehran Department of Electrical and Computer Engineering ISSCC 2013 / SESSION 18 / ADVANCED EMBEDDED SRAM / 18.1 A 20nm 112Mb SRAM in High-κ.

EE141 © Digital Integrated Circuits 2nd Wires 1 The Wires Dr. Shiyan Hu Office: EERC 731 Adapted and modified from Digital Integrated Circuits: A Design.

Elettronica T AA Digital Integrated Circuits © Prentice Hall 2003 SRAM & DRAM.

CSE477 L19 Timing Issues; Datapaths.1Irwin&Vijay, PSU, 2002 CSE477 VLSI Digital Circuits Fall 2002 Lecture 19: Timing Issues; Introduction to Datapath.

Chapter 11 Timing Issues in Digital Systems Boonchuay Supmonchai Integrated Design Application Research (IDAR) Laboratory August 20, 2004; Revised - July.

Spring 07, Jan 16 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Introduction Vishwani D. Agrawal James J. Danaher.

Spring 07, Feb 27 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Power Consumption in a Memory Vishwani D. Agrawal.

Die-Hard SRAM Design Using Per-Column Timing Tracking

Low-Power CMOS SRAM By: Tony Lugo Nhan Tran Adviser: Dr. David Parent.

Lecture #25a OUTLINE Interconnect modeling

Micro-Architecture Techniques for Sensor Network Processors Amir Javidi EECS 598 Feb 25, 2010.

Digital Integrated Circuits A Design Perspective

Lecture 13, Slide 1EECS40, Fall 2004Prof. White Lecture #13 Announcements You should now purchase the reader EECS 40: Introduction to Microelectronics,

Lecture 7: Power.

Lecture 21, Slide 1EECS40, Fall 2004Prof. White Lecture #21 OUTLINE –Sequential logic circuits –Fan-out –Propagation delay –CMOS power consumption Reading:

Low Voltage Low Power Dram

Optional Reading: Pierret 4; Hu 3

Semiconductor Memories Lecture 1: May 10, 2006 EE Summer Camp Abhinav Agarwal.

A Serializer ASIC for High Speed Data Transmission in Cryogenic and HiRel Environment Tiankuan Liu On behalf of the ATLAS Liquid Argon Calorimeter Group.

1 CMOS Temperature Sensor with Ring Oscillator for Mobile DRAM Self-refresh Control IEEE International Symposium on Circuits and Systems, Chan-Kyung.

1 IN THE NAME GOD Advanced VLSI Class Presentation A 1.1GHz Charge Recovery Logic Insructor : Dr. Fakhrayi Presented by : Mahdiyeh Mehran.

A Linear Regulator with Fast Digital Control for Biasing of Integrated DC-DC Converters A-VLSI class presentation Adopted from isscc Presented by: Siamak.

A Class Presentation for VLSI Course by : Fatemeh Refan Based on the work Leakage Power Analysis and Comparison of Deep Submicron Logic Gates Geoff Merrett.

Dept. of Computer Science, UC Irvine

1 Review Of “A 125 MHz Burst-Mode Flexible Read While Write 256Mbit 2b/c 1.8V NOR Flash Memory” Adopted From: “ISSCC 2005 / SESSION 2 / NON-VOLATILE MEMORY.

Digital Integrated Circuits© Prentice Hall 1995 Memory SEMICONDUCTOR MEMORIES Adapted from Jan Rabaey's IC Design. Copyright 1996 UCB.

SRAM DESIGN PROJECT PHASE 2 Nirav Desai VLSI DESIGN 2: Prof. Kia Bazargan Dept. of ECE College of Science and Engineering University of Minnesota,

Penn ESE370 Fall Townley & DeHon ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 13: October 5, 2011 Layout and.

EE141 © Digital Integrated Circuits 2nd Manufacturing 1 Manufacturing Process Dr. Shiyan Hu Office: EERC 731 Adapted and modified from Digital Integrated.

Low-Power SRAM ECE 4332 Fall 2010 Team 2: Yanran Chen Cary Converse Chenqian Gan David Moore.

Design of Advanced Erase Mechanism for NOR Flash EEPROM Amit Berman, June 2006 Intel Corporation.

A Low-Leakage 2.5GHZ Skewed CMOS 32-Bit Adder For Nanometer CMOS Technologies Advanced VLSI Course Seminar December 28, 2006 Peresented by: Rabe’e Majidi.

Spring 2010, Mar 10ELEC 7770: Advanced VLSI Design (Agrawal)1 ELEC 7770 Advanced VLSI Design Spring 2010 Gate Sizing Vishwani D. Agrawal James J. Danaher.

Outline Introduction - Ultra Low Power (ULP) CBRAM technology

Master in Microelectronics technology and Manufacturing Management E. Sicard - introducting 90nm 4. Introducing 90nm technology.

© Digital Integrated Circuits 2nd Inverter Digital Integrated Circuits A Design Perspective The Inverter Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic.

11. 9/15 2 Figure A 2 M+N -bit memory chip organized as an array of 2 M rows  2 N columns. Memory SRAM organization organized as an array of 2.

Semiconductor Memory Types

Chapter 4: Secs ; Chapter 5: pp

Data Retention in MLC NAND FLASH Memory: Characterization, Optimization, and Recovery. 서동화

EE415 VLSI Design THE INVERTER [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]

Z. Feng MTU EE4800 CMOS Digital IC Design & Analysis 6.1 EE4800 CMOS Digital IC Design & Analysis Lecture 6 Power Zhuo Feng.

EE141 © Digital Integrated Circuits 2nd Introduction 1 EE5900 Advanced Algorithms for Robust VLSI CAD Dr. Shiyan Hu Office: EERC 731 Adapted.

1 Dual-V cc SRAM Class presentation for Advanced VLSIPresenter:A.Sammak Adopted from: M. Khellah,A 4.2GHz 0.3mm 2 256kb Dual-V CC SRAM Building Block in.

Memory design of 8 Mb using Loadless CMOS Four-Transistor SRAM Cell in a 0.25-um Logic Technology Presented By: Gaurav Raja (2003EEN0013) Sonal Singh (2003EEN0007)

CSE477 L06 Static CMOS Logic.1Irwin&Vijay, PSU, 2003 CSE477 VLSI Digital Circuits Fall 2003 Lecture 06: Static CMOS Logic Mary Jane Irwin (

Asynchronous SRAM in 45nM CMOS NCSU Free PDK Paper ID: CSMEPUN International Conference on Computer Science and Mechanical Engineering 10 th November.

LOW POWER DESIGN METHODS

ECE 333 Linear Electronics

EE141 © Digital Integrated Circuits 2nd Introduction 1 EE4271 VLSI Design Dr. Shiyan Hu Office: EERC 731 Adapted and modified from Digital.

STT-RAM Feasibility Study Amr Amin UCLA Jan 2010.

Nonvolatile memories:

COMP541 Memories II: DRAMs

William Stallings Computer Organization and Architecture 7th Edition

ELEC 7770 Advanced VLSI Design Spring 2016 Introduction

20-NM CMOS DESIGN.

Aya Fukami, Saugata Ghose, Yixin Luo, Yu Cai, Onur Mutlu

LOW POWER DESIGN METHODS V.ANANDI ASST.PROF,E&C MSRIT,BANGALORE.

William Stallings Computer Organization and Architecture 7th Edition

Reading: Hambley Ch. 7; Rabaey et al. Sec. 5.2

ELEC 7770 Advanced VLSI Design Spring 2014 Introduction

William Stallings Computer Organization and Architecture 8th Edition

ELEC 7770 Advanced VLSI Design Spring 2012 Introduction

William Stallings Computer Organization and Architecture 8th Edition

ELEC 7770 Advanced VLSI Design Spring 2010 Introduction

Introduction to 3D NAND Dec 1st, 2011 Semiconductor.

William Stallings Computer Organization and Architecture 8th Edition

Presentation transcript:

1 A 90nm 512Mb 166MHz Multilevel Cell Flash Memory with 1.5MByte/s Programming Adopted from ISSCC Dig. Tech. Papers, Feb.2005, Intel Corporation[2.6] Presented By: Nadereh Hatami Class Presentation Advanced VLSI Design Course

2 Outline Floating Gates introduction Multilevel Flash Cell Approach Device Information Multilevel Cell Sense Budget Stepped Gate (SG) Sensing Negative Deselected Row (NDR) Customer Selectable Output Drive Technology Conclusions

3 A Typical Flash Memory Cell Adopted From [2]

4 2-Bit Intel MLC Digital Code Assignment Digital CodeCharge Level 00Level 3 01Level 2 10Level 1 11Level 0

5 Device Information  512Mb (8 partitions, 64Mb each) 256 independently erasable blocks  Object/Control Mode Programming  65ns Asynchronous mode access  Synchronous Burst 166MHz zero wait state 8W / 16W / Continuous Burst Modes Selectable Output Strength  Low Power Operation Deep Power-Down Mode (5uA) 1.7 – 2.0V core power supply (VCC) 1.35V – 2.0V output driver power supply (VCCQ)

6 Multilevel Cell Sense Budget R1 Read Reference Level 3 (R3) Erase Verify (EV) PV1 R2 PV2 Program Verify Level 3 (PV3) Max V T limited by Cell and Program Placement Performance Min V T limited by Column Leakage Impact on Erase Increasing V T (~3V between R1 and R3) Some sense budget components Floating Gate (FG) to FG Coupling Apparent V T Change due to ΔV S V T Margin Required for Sensing Program State Width Post Retention Bake Erase State Width Post Retention Bake L0 L1 L2 L3 Count From [1]

7 Floating Gate (FG) to FG Coupling Drain Shields Poly 1 FG-FG CouplingFG Coupling

8 Apparent V T Change due to ΔV S Cell A = L1Cell B = L0 Cell A = L1Cell B = L3 From [1]  128 Cells Read in Parallel  1st Program Operation Places Cell A = L1  2 nd Program Operation Places Cell B = L3  Source Voltage Lowers for Cell A during L1 sense  Result: Lower Apparent V T

9 Minimizing FG-FG Coupling & ΔV S Programming cells in an 8Kbit region in a single program operation:  Eliminates impact of Apparent ΔVT due to ΔVS  Minimizes impact of FG-FG Coupling

10 Stepped Gate (SG) vs. Constant Gate (CG) Sensing R 3 R 2 R 1 CG Sensing Voltage Gate voltage varies for SG sensing 12 V GS I DS 3 Ref cell current varies depending on V T for CG sensing  SG Sensing uses a fixed reference current  CG Sensing uses a fixed gate voltage Ref cell current is constant for SG sensing From [1]

11 Stepped Gate Sensing Scheme Concept From [1]

12 Stepped Gate Sensing From [1]

13 Negative Deselected Row (NDR) I REF - V T Cell w/ -V T Swamps Comparator Comp Erase V T Distribution Over-eased Cells Under- erased Cells V EV 0V w/o NDR w/ NDR From [1]

14 Multilevel Cell Sense Margin Improvement Increasing V T (~3V between R1 and R3) Some sense margin components Sense Margin Improvement Floating Gate (FG) to FG Coupling VT Margin Required for Sensing Program State Width Post Retention Bake Erase State Width Post Retention Bake Result of Sense Margin Improvements  Can allow wider V T distribution to achieve faster program performance.  Can widen budget by lowering EV because Min V T is not limited by Column Leakage Impact on Erase. R1 R3 EV PV1 R2 PV2 PV3 L0 L1 L2 L3 Count From [1]

15 Customer Selectable Output Drive From [1] Customer Selectable Output Drive Strength for matching system load

16 Die Photo Prog Control Circuits One Block ½ Partition X-Decoder Y-Select Sensing / Bitline Sel Die Size = 42.5mm 2 From [1]

17 Technology Triple Well 90nm CMOS 3 Cu Interconnect Layers Dual Poly Layers, Co-Salicide Flash Cell Effective Bit Size 0.038μm2 Tunnel Oxide Thickness 88Å Interpoly Dielectric Thickness 140Å Periphery Transistor Oxide Thickness 150Å High Voltage 45Å Low Voltage

18 Conclusions Significant Sense Budget Consumers FG-FG Coupling Apparent VT change due to change in data pattern storage Apparent VT change due to temperature change between cell placement verify and read. Design Techniques that Improve Budget 2-row programming SG sensing NDR Combining 90nm CMOS technology with multilevel cell Flash and the design techniques that have been presented delivers world-class performance of: 166MHz Synchronous Burst Read 1.5 MByte/s Program

19 References [1] Intel, Folsom, CA, “A 90nm 512Mb 166Mhz Multilevel Cell Flash Memory With 1.5MB/s Programming”, ISSCC Dig. Tech. Papers, Feb [2] Bauer, M. et al., “A Multilevel-cell 32Mb Flash Memory,” ISSCC Dig. Tech. Papers, pp , Feb., [3] Jan M. Rabaey, Anantha Chandrakasan, Borivoje Nikolic,” Digital Integrated Circuits, A Design Perspective,2th edition”, Book Slides. [4] ISSCC Press Kit 2005 [5] [6]