Creating Snow flake structures using EBL Date:January 2011 by:Lejmarc Snowball Principle Investigator:Dr. William Knowlton for:Nanoscale Materials and.

Slides:



Advertisements
Similar presentations
Microscale Device Fabrication: Electrochemical Deposition (EMD) of Metals By Mahmoud Hayat and Cerise McLaren.
Advertisements

Thermo-compression Bonding
PMMA & HSQ trend chart December 2012 Sangeeth kallatt.
Process Flow : Overhead and Cross Section Views ( Diagrams courtesy of Mr. Bryant Colwill ) Grey=Si, Blue=Silicon Dioxide, Red=Photoresist, Purple= Phosphorus.
GaAs MESFET Process Flow
Vertical Pillars for Biological Force Sensing Class update – July 6th Sarah Coulthard, Nahid Harjee, Nathan Klejwa, Ronald Kwon.
Fabrication pH Electrode Using Lift-Off Method and Electrodeposition Presented by Na Zhang.
Tutorial 3 Derek Wright Wednesday, February 2 nd, 2005.
ECE/ChE 4752: Microelectronics Processing Laboratory
TimePix / InGrid Problems and solutions Yevgen Bilevych Amsterdam
Lithography – Basic Concept
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #6.
Selective Etching Using Argon Plasma By: C. Joseph Lust Advisor: Prof. Kvam.
Etching Film deposition Photoresist coating Lithography Development Film etching Together with calibration sample Optical inspection Measure photoresist.
ONEBAT Meeting November 17, 2005 EPFL contribution Samuel Rey-Mermet, Paul Muralt.
Pattern transfer by etching or lift-off processes
Dolan Bridge Zoom Show. Optical Bridge Zoom Show.
The Physical Structure (NMOS)
ACTFEL Alternating Current Thin Film Electroluminescent Lamps.
The Deposition Process
YoHan Kim  Thin Film  Layer of material ranging from fractions of nanometer to several micro meters in thickness  Thin Film Process 
© March 24, 2008, Dr. Lynn Fuller Gig Ohm Resistors Fabrication Process Page 1 Rochester Institute of Technology Microelectronic Engineering ROCHESTER.
Workshop for NFF Nanoimprint System NFF MA6 Nanoimprint Upgrade.
Rochester Institute of Technology - MicroE © REP/LFF 8/17/2015 Metal Gate PMOS Process EMCR201 PMOS page-1  10 Micrometer Design Rules  4 Design Layers.
1Dp230 at 5:1 dilution in TAE with 12.5mM MgCl2 - on either mica or SiOn as shown below -apply 5ul 1dp230 10nM 1:5 dilution in TAE-Mg (final 2nM) to SiOn.
McGill Nanotools Microfabrication Processes
Micro-fabrication.
Fabrication of Active Matrix (STEM) Detectors
The Effects of Process Parameters during the Deposition of SiNx using PECVD Presented by John Nice and Joyce Palmer Georgia Institute of Technology NNIN.
CNT Based Solar Cells MAE C187L Joyce Chen Kari Harrison Kyle Martinez.
Andrew Jacquier Brigham Young University
In this study, it has been found that annealing at ambient air at 500 ˚C of DC sputtered Mo bilayer produce MoO x nanobelts. Evolution of MoO x nanobelts.
Manufacturing Process
Nano/Micro Electro-Mechanical Systems (N/MEMS) Osama O. Awadelkarim Jefferson Science Fellow and Science Advisor U. S. Department of State & Professor.
Everything You Wanted to Know But Were Afraid to Ask
Chapter Extra-2 Micro-fabrication process
ME342 Jennifer Blundo Gretchen Chua Yong-Lae Park Ali Rastegar
BioMEMS Device Fabrication Procedure Theresa Valentine 8/19/03.
PTC Proposal Seongjin Jang September 09, Submit Application To PTC All the users should submit their process-related information to Process Technology.
Introduction P. Chelvanathan 1, Y. Yusoff 2, M. I. Hossain 1, M. Akhtaruzzaman 1, M. M. Alam 3, Z. A. AlOthman 3, K. Sopian 1, N. Amin 1,2,3 1 Solar Energy.
Introduction EE1411 Manufacturing Process. EE1412 What is a Semiconductor? Low resistivity => “conductor” High resistivity => “insulator” Intermediate.
Weekly Group Meeting Report
ISAT 436 Micro-/Nanofabrication and Applications Photolithography David J. Lawrence Spring 2004.
VCSEL Fabrication Processing
FULTEC / RPI GaN MESFET Process Flow
Etching: Wet and Dry Physical or Chemical.
© June 4, 2002 Dr. Lynn Fuller, Motorola Professor RIT Metal Gate PMOS Process Page 1 Rochester Institute of Technology Microelectronic Engineering ROCHESTER.
Fabrication Process for Micro Structures
TFA Gold Etchant (diluted 9:1) Å / sec. Conditions: 2 mL concentrated TFA in 18 mL of DI H 2 O. Room temp. Clean room. Sample was agitated continuously.
Fab - Step 1 Take SOI Wafer Top view Side view Si substrate SiO2 – 2 um Si confidential.
(Chapters 29 & 30; good to refresh 20 & 21, too)
Process technology. Process Technology 2 MMIC-HEMT, ETH Zürich Electrical nm contacts, Uni Basel Luft InP 70 nm DFB Laser, WSI München Applications: Nano.
Wisconsin Center for Applied Microelectronics
EE 3311/7312 MOSFET Fabrication
Template of the Process flow
ASPERA Technology Forum 20/10/2011
1) Wafer Cleaning Oxidizing – Field Oxide
Etching of patterned SiO2 film by diluted HF
Process Flow for ESS5810 AMSF
Technical review August-2017 E-beam Lithography
Summary of Samples Photolithography Samples: EBL Samples:
List of materials which have been evaporated:
BioMEMS Device Fabrication Procedure
31/08/ GaAs and 5629 GaAs growth 5622 GaAs,
Lithography Layout, Mask, photo.
Vertical Pillars for Biological Force Sensing
LITHOGRAPHY Lithography is the process of imprinting a geometric pattern from a mask onto a thin layer of material called a resist which is a radiation.
Laboratory: A Typical Lithography Process
Photolithography.
1) Wafer Cleaning Oxidizing – Field Oxide (~130 nm)
Presentation transcript:

Creating Snow flake structures using EBL Date:January 2011 by:Lejmarc Snowball Principle Investigator:Dr. William Knowlton for:Nanoscale Materials and Device Group

Wafer SiO 2 wafer with a 500 nm (5000 Å) oxide thickness Nanospec to verify oxide thickness 0-10 Ohms or Ohms

Spin On (electrodes) Wafer should be cleaned at wet bench with AIM protocol Prior to spin-on wafer oxide thickness should be verified with the nanospec Pre-heat sample for approximately 90 seconds on hot 180°C 60% PMMA 495 C4 – Recipe 3000RPM: ≈ 90nm thickness ◦ 180°C on hot plate for 5 minutes ◦ Nanospec to verify film thickness

EBL (electrodes) Set apertures to 30um (micro meters) ◦ Defining and Blanking aperture in the 30 um position Beam current 8pA (Pico amps) Run file: Snowlong_Chara.RF6 ◦ Area Dosage 260

Development (electrodes) MIBK/ IPA 1:3 1 minute developing ◦ 30 sec agitation ◦ 30 sec still

Etching (electrodes) Buffered Oxide Etchant (BOE) ◦ Spray the surface of the sample with Deionized water and allow a layer of water to remain on the surface of sample before submerging it into the etchant ◦ 1 minute etch (Buffered Oxide Etchant 7:1)  Agitation total time  Etches ~80 nm

Physical Vapor Deposition (electrodes) Sputter ◦ 50 Watts on both Axial and Flex Guns ◦ Deposition pressure: 8 mTorr, ◦ Argon gas flow rate 25.5 Sccm ◦ Cr – 7min 30 sec (Axial Gun) ◦ Au – 4 min (Flex Gun)  ~ 100 nm total deposition thickness

Lift Off (electrodes) Sonication w/ Acetone ◦ Sonicate until sample is clean there is no designated time ◦ Clean w/ AIM (Acetone, IPA, Methanol) wash

Spin On (Pads) Wafer should be cleaned at wet bench with AIM protocol Prior to spin-on wafer oxide thickness should be verified with the nanospec Pre-heat sample for approximately 90 seconds on hot 180°C 100% PMMA 495 C4 – Recipe 2000RPM: ≈ 300nm thickness ◦ 180°C on hot plate for 7:30 minutes ◦ Nanospec to verify film thickness

EBL (Pads) Apertures set to 50 um (micro meters) ◦ Defining aperture in the open position ◦ Blanking aperture in the 50 um position Beam current 100 pA (Pico amps) Run file: Snowlong_AL100_Pads.RF6 ◦ Area Dosage 280 ◦ From the end of the scratch ◦ To find the alignment mark move the stage on the delta xy  Move -0.2 in the x-axis  Center the alignment mark  Move -0.1 in the x and -0.1 in the y  Center the structure preferably using crosshairs for added precision  Move in the y direction to get the beam off of the pattern  This is for the first two structures out of four at that particular scratch  NPGS will show a scanned version of the structures and for fine alignment use the delta xy  For the next two structures  From the end of the scratch  Move -0.2 in the x-axis  Center the alignment mark  Move -0.3 in the x and 0.1 in the y  NPGS will show a scanned version of the structures and for fine alignment use the delta xy

Development (Pads) MIBK/ IPA 1:3 1 minute developing ◦ 30 sec agitation ◦ 30 sec still

Physical Vapor Deposition (PVD) for Pads Sputter Al Pads: ◦ 50 Watts on both Axial and Flex Guns ◦ Deposition pressure: 8 mTorr, ◦ Argon gas flow rate: 25.5 Sccm ◦ Al – 25minutes  ~ ?nm deposition thickness Sputter Cr/Au Pads: ◦ 50 Watts, 8 mTorr, 25.5 Sccms ◦ 6:15 -> 25nm Cr ◦ 5:30 -> 75nm Au

Lift Off (Pads) Sonication w/ Acetone ◦ Sonicate until sample is clean there is no designated time ◦ Clean w/ AIM (Acetone, IPA, Methanol) wash

Spin-On (Windows) Wafer should be cleaned at wet bench with AIM protocol Prior to spin-on wafer oxide thickness should be verified with the nanospec Pre-heat sample for approximately :90 seconds on hot 180°C 40% PMMA 495 C4 – Recipe 3000RPM: ≈ 45nm thickness ◦ 180°C on hot plate for 5 minutes ◦ Nanospec to verify film thickness

Exposure (Windows) Expose with Beam current ~8pA

Develop(Windows) Develop for 30 seconds ◦ With hand agitation Rinse with water and blow dry

AFM (Windows) 3 um scan of windows and create/update Traveler