Nonlinear & Neural Networks LAB. CHAPTER 19 State Machine Design with SM charts 19.1 State Machine Charts 19.2 Derivation of SM Charts 19.3 Realization.

Slides:



Advertisements
Similar presentations
Combinational Circuits CS370 – Spring BCD to 7 Segment Display Controller Understanding the problem: input is a 4 bit bcd digit output is the control.
Advertisements

TOPIC : Reduced Ordered Binary Decision Diagrams UNIT 1: Modeling Digital Circuits Module 1 : Functional Modeling.
Sequential Circuits1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.
Nonlinear & Neural Networks LAB. CHAPTER 11 LATCHES AND FLIP-FLOPS 11.1Introduction 11.2Set-Reset Latch 11.3Gated D Latch 11.4Edge-Triggered D Flip-Flop.
FIGURES FOR CHAPTER 19 STATE MACHINE DESIGN WITH SM CHARTS
Nonlinear & Neural Networks LAB. CHAPTER 13 Analysis of Clocked Sequential Circuit 13.1 A Sequential Parity Checker 13.2 Analysis by Signal Tracing 13.3.
Boolean Algebra and Combinational Logic
Nonlinear & Neural Networks LAB. CHAPTER 20 VHDL FOR DIGITAL SYSYEM DESIGN 20.1VHDL Code for a Serial Adder 20.2VHDL Code for a Binary Multiplier 20.3VHDL.
ECE 331 – Digital System Design Introduction to and Analysis of Sequential Logic Circuits (Lecture #20) The slides included herein were taken from the.
ECE 331 – Digital System Design State Reduction and State Assignment (Lecture #22) The slides included herein were taken from the materials accompanying.
ECE 331 – Digital System Design
The Control Unit: Sequencing the Processor Control Unit: –provides control signals that activate the various microoperations in the datapath the select.
1 COMP541 Sequencing and Control Montek Singh Mar 29, 2007.
Chapter 8 -- Analysis and Synthesis of Synchronous Sequential Circuits.
ECE 331 – Digital System Design Counters (Lecture #19) The slides included herein were taken from the materials accompanying Fundamentals of Logic Design,
Digital Logic Design Lecture 26. Announcements Exams will be returned on Thursday Final small quiz on Monday, 12/8. Final homework will be assigned Thursday,
ECE 331 – Digital System Design Sequential Circuit Design (Lecture #23) The slides included herein were taken from the materials accompanying Fundamentals.
Unit 12 Registers and Counters Ku-Yaw Chang Assistant Professor, Department of Computer Science and Information Engineering Da-Yeh.
Chapter 5 - Part Sequential Circuit Design Design Procedure  Specification  Formulation - Obtain a state diagram or state table  State Assignment.
CHAPTER 12 REGISTERS AND COUNTERS
Synchronous Circuit Design (Class 10.1 – 10/30/2012) CSE 2441 – Introduction to Digital Logic Fall 2012 Instructor – Bill Carroll, Professor of CSE.
Circuit, State Diagram, State Table
State Machines.
Unit 14 Derivation of State Graphs
CHAPTER 1 INTRODUCTION NUMBER SYSTEMS AND CONVERSION
CHAPTER 9 MULTIPLEXERS, DECODERS, AND PROGRAMMABLE LOGIC DEVICES
Chapter 8 -- Analysis and Synthesis of Synchronous Sequential Circuits.
1 Lecture 22 Sequential Circuits Analysis. 2 Combinational vs. Sequential  Combinational Logic Circuit  Output is a function only of the present inputs.
CHAPTER 7 MULTI-LEVEL GATE CIRCUITS / NAND AND NOR GATES
General model of a sequential network.
Digital Logic Design (CSNB163)
Nonlinear & Neural Networks LAB. CHAPTER 8 Combinational Circuit design and Simulation Using Gate 8.1Review of Combinational Circuit Design 8.2Design of.
Digital Circuits State Reduction and Assignment State Reduction reductions on the number of flip-flops and the number of gates a reduction in the.
1 State Reduction Goal: reduce the number of states while keeping the external input-output requirements unchanged. State reduction example: a: input 0.
CEC 220 Digital Circuit Design Dice Game Wed, April 06 CEC 220 Digital Circuit Design Slide 1 of 15.
Chapter 8 -- Analysis and Synthesis of Synchronous Sequential Circuits.
ENG241 Digital Design Week #7 Sequential Circuits (Part B)
Instructor: Alexander Stoytchev CprE 281: Digital Logic.
CEC 220 Digital Circuit Design State Machine Charts Friday, April 11 CEC 220 Digital Circuit Design Slide 1 of 13.
0808/0809 ADC. Block Diagram ADC ADC0808/ADC Bit μP Compatible A/D Converters with 8-Channel Multiplexer The 8-bit A/D converter uses successive.
WORKING PRINCIPLE OF DIGITAL LOGIC
Lecture 14 State Machines II Topics State Machine Design Resolution with Text Design with D flip-flops Design with JK Readings: Chapter 7 November 11,
Explain Half Adder and Full Adder with Truth Table.
5.3 Sequential Circuits - An Introduction to Informatics WMN Lab. Hey-Jin Lee.
CHAPTER 11 LATCHES AND FLIP-FLOPS This chapter in the book includes: Objectives Study Guide 11.1Introduction 11.2Set-Reset Latch 11.3Gated D Latch 11.4Edge-Triggered.
1 CHAPTER 12 REGISTERS AND COUNTERS This chapter in the book includes: Objectives Study Guide 12.1Registers and Register Transfers 12.2Shift Registers.
Digital Design with SM Charts
Partitioning of a digital system.
Lecture 1 Gunjeet kaur Dronacharya group of institutions.
Unit 1 Introduction Number Systems and Conversion.
This chapter in the book includes: Objectives Study Guide
CHAPTER 16 SEQUENTIAL CIRCUIT DESIGN
Partitioning of a digital system.
CHAPTER 7 MULTI-LEVEL GATE CIRCUITS / NAND AND NOR GATES
SLIDES FOR CHAPTER 15 REDUCTION OF STATE TABLES STATE ASSIGNMENT
Analysis of Clocked Sequential Circuit
SLIDES FOR CHAPTER 13 ANALYSIS OF CLOCKED SEQUENTIAL CIRCUITS
EKT 221 : Digital 2 COUNTERS.
Boolean Algebra and Combinational Logic
This chapter in the book includes: Objectives Study Guide
CHAPTER 17 Process Costing.
Digital Principles and Design Algorithmic State Machines
Instructor: Alexander Stoytchev
State Reduction and State Assignment
ECE 434 Advanced Digital System L13
Instructor: Alexander Stoytchev
13 Digital Logic Circuits.
CHAPTER 15 REDUCTION OF STATE TABLES STATE ASSIGNMENT
Instructor: Alexander Stoytchev
Lecture 17 State Machine Design Using SM Chart
Presentation transcript:

Nonlinear & Neural Networks LAB. CHAPTER 19 State Machine Design with SM charts 19.1 State Machine Charts 19.2 Derivation of SM Charts 19.3 Realization of SM Charts

Nonlinear & Neural Networks LAB. Objectives Topics introduced in this chapter: 19.1 Explain the different parts of an SM chart 19.2 Given the input sequence to a state machine,determine the output sequence from its SM chart and construct a timing diagram Convert a state graph to an SM chart Construct an SM chart for the control circuit for a multiplier,divider,or other simple digital system Determine the next-state and output equations for a state machine by tracing link paths on its SM chart Realize an SM chart using a PLA,or ROM and flip-flops.

Nonlinear & Neural Networks LAB State Machine Charts Figure 19-1: Components of an SM Chart

Nonlinear & Neural Networks LAB State Machine Charts Figure 19-2: Example of an SM Block

Nonlinear & Neural Networks LAB State Machine Charts Figure 19-3: Equivalent SM Blocks

Nonlinear & Neural Networks LAB State Machine Charts Figure 19-4: Equivalent SM Charts for a Combinational Circuit

Nonlinear & Neural Networks LAB State Machine Charts Figure 19-5: SM Block with Feedback

Nonlinear & Neural Networks LAB. Figure 19-6: Equivalent SM Blocks 19.1 State Machine Charts

Nonlinear & Neural Networks LAB State Machine Charts Figure 19-7: Conversion of a State Graph to an SM Chart

Nonlinear & Neural Networks LAB State Machine Charts Figure 19-8: Timing Chart for Figure 19-17

Nonlinear & Neural Networks LAB Derivation of SM Charts Figure 19-9: SM Chart for Binary Divider

Nonlinear & Neural Networks LAB Derivation of SM Charts Figure 19-10: SM Chart for Binary Multiplier

Nonlinear & Neural Networks LAB Derivation of SM Charts Figure 19-11: Block Diagram for dice Game

Nonlinear & Neural Networks LAB Derivation of SM Charts 1. After the first roll of the dice, the player wins if the sum is 7 or 11. He loses if the sum is 2, 3 or 12. Otherwise, the sum which he obtained on the first roll is referred to as his point, and he must roll the dice again 2. On the second or subsequent roll the dice, he wins if the sum equals his point, and he loses if the sum is 7. Otherwise, he must roll again until he finally wins or loses. The input signals to the control circuit are defined as follow The output from the control circuit are defined as follows:

Nonlinear & Neural Networks LAB Derivation of SM Charts Figure 19-12: Flowchart for Dice Game

Nonlinear & Neural Networks LAB Derivation of SM Charts Figure 19-13: SM Chart for Dice Game

Nonlinear & Neural Networks LAB Derivation of SM Charts Figure 19-14: State Graph for dice Game Controller

Nonlinear & Neural Networks LAB Derivation of SM Charts Figure 19-15: Realization of figure Using a PLA and Flip-Flop

Nonlinear & Neural Networks LAB Realization of SM Charts Similarly, two link paths terminate in a state with A=1, so 1.Identify all of the states in which Q=1. 2.For each of these link paths that lead into the state. 3.For each of these link paths,find a term that is1 when the link path is followed. That is,for a link path from to,the term will be 1 if the machine is in state and the conditions for existing to are satisfied 4. The expression for (the next state of Q)is formed by Oring together the terms found in step 3.

Nonlinear & Neural Networks LAB Realization of SM Charts Table 19-1 PLA Table for Multiplier Control

Nonlinear & Neural Networks LAB Realization of SM Charts Figure 19-16: PLA Realization of Dice Game Controller

Nonlinear & Neural Networks LAB Realization of SM Charts Table 19-2 PLA Table for Dice Game

Nonlinear & Neural Networks LAB Realization of SM Charts For example, row 5 would be replaced with the following 8 rows: The added entries have been printed in boldface

Nonlinear & Neural Networks LAB Realization of SM Charts Figure 19-17: Maps derived from Table 19-2