Low-k Dielectrics: Materials and Process Technology Rebeca C. Diaz EE 518, Penn State Instructor: Dr. J. Ruzyllo April 13, 2006.

Slides:



Advertisements
Similar presentations
Modeling of the Current Distribution in Aluminum Anodization Rohan Akolkar and Uziel Landau Department of Chemical Engineering, CWRU, Cleveland OH
Advertisements

BEOL Al & Cu.
Filippo Parodi /Paolo Capobianco (Ansaldo Fuel Cells S.p.A.)
Adhesive bonding Ville Liimatainen Contents Introduction – Adhesive bonding – Process overview – Main features Polymer adhesives Adhesive.
Derek Wright Monday, March 7th, 2005
10/1/011 Fujitsu Microelectronics America, Inc. IIT C.
REACTION MECHANISM AND PROFILE EVOLUTION FOR CLEANING AND SEALING POROUS LOW-k DIELECTRICS USING He/H 2 AND Ar/NH 3 PLASMAS Juline Shoeb a) and Mark J.
Nano-Concrete: Possibilities and Challenges P.N.Balaguru Rutgers University Ken Chong and Jorn Larsen-Basse National Science Foundation, USA.
BRAZING, SOLDERING, AND ADHESIVE BONDING (Chapter 31)
Chapter 2 Modern CMOS technology
Section 3: Etching Jaeger Chapter 2 Reader.
Lecture 6.0 Properties of Dielectrics. Dielectric use in Silicon Chips Capacitors –On chip –On Circuit Board Insulators –Transistor gate –Interconnects.
Electrical and optical properties of thin films
Silicon Carbide Department of Electronics Prof. Dr. Toomas Rang Ehitajate tee Tallinn ESTONIA.
Hot Surface Igniters. PRESENTED BY: Joe Barker Brent Blume Sam Alauddin.
NOVEL PROCESSES FOR SOI-BASED MEMS AT VTT
EE143 – Ali Javey Section 8: Metallization Jaeger Chapter 7.
S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 14: Interconnects Prof. Sherief Reda Division of Engineering, Brown University.
ADVANCED ELECTRODE MATERIALS FOR ELECTROCHEMICAL SUPERCAPACITORS
LOW-k DIELECTRIC WITH H2/He PLASMA CLEANING
AVS 2002 Nov 3 - Nov 8, 2002 Denver, Colorado INTEGRATED MODELING OF ETCHING, CLEANING AND BARRIER COATING PVD FOR POROUS AND CONVENTIONAL SIO 2 IN FLUOROCARBON.
INTERIOR WALL FINISHES
The importance of silicon and its compound in daily life 7S04 Chan Siu Yee 7S08 Chiu Yin Ling.
The Deposition Process
ECE/ChE 4752: Microelectronics Processing Laboratory
MEMs Fabrication Alek Mintz 22 April 2015 Abstract
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #7. Etching  Introduction  Etching  Wet Etching  Dry Etching  Plasma Etching  Wet vs. Dry Etching  Physical.
1 Introduction to Organic Electronics Mohammad Agahian Panahi University of Tehran, ECE faculty VLSI Course Presentation Instructor: Dr. S. M. Fakhraie.
McGill Nanotools Microfabrication Processes
SILECS CONFIDENTIAL June 2005 Silecs Product Presentation June 2005.
Ceramic Matrix Composites (CMCs)
1 Atomic Layer Deposition (ALD) Presented by Myo Min Thein EE 518 Class Presentation, Penn State Spring 2006 Instructor: Dr. J. Ruzyllo.
Ceramics Mixture of metallic and non-metallic elements (clay products). Traditional: whiteware, tiles, brick, sewer pipe, pottery, and abrasive wheels.
Technologies for integrating high- mobility compound semiconductors on silicon for advanced CMOS VLSI Han Yu ELEC5070.
Manufacturing materials – IE251 Chapter 1 Chapter 1, Slide 1 IE 251 Manufacturing materials l Instructor: Dr. Mohamed Ali Eissa Saleh s Room: …………....
Manufacturing materials – IE251 Chapter 1 Chapter 1, Slide 1 IE 251 Manufacturing matesrial l Instructor: Dr. Mohamed Ali Eissa Saleh s Room: …………....
1 Chemical Engineering Tools for Semiconductor Fabrication David Cohen, PhD AIChE Norcal Symposium April 12, 2005.
Development of Slurries for Polishing SiLK TM -Integrated Wafers Dr. David Merricks IITC 2003 Acknowledgements to Bob Her, David Tysiac, Sheldon Mao, Lynn.
Dielectrics • Dielectrics electrically and
© 2001 by Prentice HallSemiconductor Manufacturing Technology by Michael Quirk and Julian Serda Semiconductor Manufacturing Technology Michael Quirk &
1 Modeling and Simulation International Technology Roadmap for Semiconductors, 2004 Update Ashwini Ujjinamatada Course: CMPE 640 Date: December 05, 2005.
Aluminum Nitride (AlN)
1 CHM 585/490 Chapter 19 Semiconductors. 2 The market for imaging chemicals – photoresists, developers, strippers, and etchants – for the combined semiconductor.
Introduction to Wafer fabrication Process
Top Down Manufacturing
Diffusion Effect of. Intermetallic Layers on
EMT362: Microelectronic Fabrication Interlevel Dielectric Technology
IC Processing. Initial Steps: Forming an active region Si 3 N 4 is etched away using an F-plasma: Si3dN4 + 12F → 3SiF 4 + 2N 2 Or removed in hot.
ADVANCED HIGH DENSITY INTERCONNECT MATERIALS AND TECHNIQUES DIVYA CHALLA.
Fabrication of Dual Layer Ni/Ni-YSZ Hollow Fibers for Anode Support via Phase Inversion and Sintering Method Krzysztof Kanawka, Nicolas Droushiotis, Zhentao.
Engineering Materials
M.Nuzaihan DMT 243 – Chapter 5 Fundamental Design For Reliability What is Design for Reliability, Microsystems Failure & Failure Mechanisms, Fundamental.
Electronic Protection
Spin-On Glass Films Matias Lehtinen
Top Down Method The Deposition Process Author’s Note: Significant portions of this work have been reproduced and/or adapted with permission from material.
EE412 Project: Corrosion resistant ALD coatings Alex Haemmerli and Joey Doll Mentor: J Provine.
Micro Electro Mechanical Systems (MEMS) Device Fabrication
Mukhtar Hussain Department of Physics & Astronomy King Saud University, Riyadh
Definition Surface Modification
PRESENTED BY : AJIT BEHERA National institute of technology, Rourkela.
14 February, 2004SLIP, 2004 Self-Consistent Power/Performance/Reliability Analysis for Copper Interconnects Bipin Rajendran, Pawan Kapur, Krishna C. Saraswat.
CERAMICS. Introduction ~ keramikos - burnt stuff in Greek. ~ Ceramics are inorganic and non-metallic materials that are commonly electrical and thermal.
Plasma Ruggedized Solutions Proprietary & Confidential
Implant: مادة سنية / د . زينة ثاني اسنان موصل 12 / 4 / 2016
Meeting 指導教授:李明倫 學生:劉書巖.
EME 201 Materials Science INTRODUCTION.
Chapter 12 Case Studies: Hybrids
Etch Dry and Wet Etches.
Diamond Substrates for High Power Density Electronics
Thermal oxidation Growth Rate
Presentation transcript:

Low-k Dielectrics: Materials and Process Technology Rebeca C. Diaz EE 518, Penn State Instructor: Dr. J. Ruzyllo April 13, 2006

Outline Motivation for low-k dielectrics Required properties of low-k dielectrics Proposed materials Most promising materials CVD vs. Spin-on techniques Conclusion

Why Low-k Dielectrics? Reduce RC constant without reducing size R metal interconnect minimized with Cu C dielectric need low-k

Why Low-k Dielectrics? 2

Required Properties of Low-k Dielectrics 2

Proposed Materials 2,3

Inorganic/organic Hybrid: MSQ (k = 2.0) 2 HOSP (Honeywell) “Carbon-doped oxide” High thermal stability High resistance to cracks Reactant with stripping chemicals

Organic: PAE (k = 2.6) 2 FLARE (Honeywell) and VELOX (Schumacher) High thermal stability Low moisture absorption Good adhesion with metals and SiO 2 Anisotropic but solved by increasing k to 2.8

Organic: Parylene 4 Parylene-N (k = 2.7)  Mechanically stable  High thermal stability  Poor adhesion with Cu Parylene-F (k = 2.4)  Same properties as Parylene-N  Poor adhesion can lead to corrosion

Organic: B-staged polymers (k = 2.6) 2 CYCLOTENE (Dow Chemical) Fluorine based Good temperature stability Low metal adhesion Moisture absorption Currently used in GaAs interlayer dielectric SiLK (Dow Chemical) Phosphorous based High temperature stability Good metal adhesion Low mechanical stability

Organic: PTFE (k = 1.9) 2 SPEEDFILM No moisture absorption Temperature resistant Good adhesion with metals Good mechanical stability Compatible with etching chemistries

Porous Organics and Inorganics Add closed cells of air to materials that show promising characteristics Dielectric constants below 2.0 (1) “Low-k Dielectrics.”

Disadvantages of Porous Materials 2 Weakens mechanical properties Lower thermal conductivity Narrow pore distribution to ensure dielectric constant is homogeneous and isotropic Pores need to be closed cells to prevent crack propagation and moisture absorption Need to add silica to seal surface pores

Air Gaps and Bridges (k = 1.0) 2 Low breakdown voltage Low thermal conductivity Low strength Deposition method unknown

CVD vs. Spin-on Deposition

CVD vs. Spin-on Deposition 2 CVD k as low as 2.0 Porosity cannot be added Better mechanical stability Better thermal stability Technology in place Less expensive Batch process SOD k as low as 1.9 k below 1.9 by adding porosity More promising low-k materials More uniform deposition Extendable to future technologies Single-wafer process

Conclusions Introduction of low-k dielectric is needed in order to continue to downscale technology Several CVD or Spin-on deposited materials look promising for the near-future generations Spin-on porous materials appear to be the only option for future generations Air gaps need more research in order to be considered for future low-k dielectrics

References ( 1) Fisica Chimica delle Superfici e Interfacce. “Low-k Dielectrics.” 31 Mar (2) Clarke, Michael E. Application Note MAL123: “Introducing Low-k Dielectrics into Semiconductor Processing.” Mykrolis Mar 2006http:// docs/MAL123 (3) Plumber et al. “Back-end Technology.” Silicon VLSI Technology: Fundamentals, Practice and Modeling. Chap. 11. Prentice Hall, NJ, USA (4) Nishi, Yoshio and Doering, Robert. “Alternate Interlevel Dielectrics.” Handbook of Semiconductor Manufacturing Technology. Chap. 12. Marcel Dekker, Inc. NY, USA