Harald Deppe, Uwe Stange, Ulrich Trunk, Ulrich Uwer, Dirk WiednerHeidelberg University 1 Readout of the OTIS for the Outer Tracker LHCb Week Geneva 2001,

Slides:

Advertisements

Similar presentations

Harald Deppe, Uwe Stange, Ulrich Trunk, Ulrich UwerHeidelberg University 1 Status of OTIS 1.0 OTIS Review 2003, June 5 OTIS GROUP, Heidelberg University.

Advertisements

Harald Deppe, Martin Feuerstack-Raible, Andre Srowig, Uwe Stange, Ulrich Trunk, Dirk WiednerHeidelberg University 1 Status of OTIS Outer Tracker Time Information.

TDC130: High performance Time to Digital Converter in 130 nm

Harald Deppe, Uwe Stange, Ulrich Trunk, Ulrich Uwer Physikalisches Institut Universität Heidelberg 1 OTIS (Outer Tracker Time Information System) A TDC.

GSI Event-driven TDC with 4 Channels GET4

On-Chip Processing for the Wave Union TDC Implemented in FPGA

1 MTD Readout Electronics J. Schambach University of Texas Hefei, March 2011.

TDC in ACTEL FPGA Tom Sluijk Wilco Vink Albert Zwart Fabian Jansen.

1 (Gerard Visser – US Belle II Electronics Meeting 7/15/2011) Belle-II bKLM Readout System Concepts, &c. W. Jacobs, G. Visser, A. Vossen Indiana University.

Tracker DAQ Makoto Yoshida (Osaka Univ.) MICE Frascati 2005/6/27.

MICE Tracker Front End Progress Tracker Data Readout Basics Progress in Increasing Fraction of Muons Tracker Can Record Determination of Recordable Muons.

1 MICE Tracker Readout Update, Preparation for Cosmic Ray Tests Introduction/Overview AFE-IIt firmware development VLSB firmware development Hardware progress.

M. Ellis - 11th February 2004 Sci Fi Cosmic Light Yield 2 views 3 views.

Outer Tracker Electronics ASD TDC L0 Buffer L1 Buffer biasL0 BXL1 50 fC DAQ chambercounting room ~100m Ulrich Uwer University of Heidelberg LHCC Review.

Octal ASD Certification Tests at Michigan J. Chapman, Tiesheng Dai, & Tuan Bui August 30, CERN.

Status of OTIS development Outer Tracker meeting LHCb week, 2001, may 7 – may 11 Harald Deppe, Martin Feuerstack-Raible, Uwe Stange, André Srowig Heidelberg.

MB, 9/8/041 Introduction to TDC-II and Address Map Mircea Bogdan (UC)

Trigger Supervisor (TS) J. William Gu Data Acquisition Group 1.TS position in the system 2.First prototype TS 3.TS functions 4.TS test status.

1 MICE Tracker Update M. Ellis UKNFIC Meeting 25 th August 2005.

Outer Tracker meeting NIKEF 27 July Dirk Wiedner Status of the OT readout electronics in Heidelberg Dirk Wiedner, Physikalisches Institut der Universität.

PicoTDC Features of the picoTDC (operating at 1280 MHz with 64 delay cells) Focus of the unit on very small time bins, 12ps basic, 3ps interpolation Interpolation.

Preliminary measurements for the 8 channel prototype of SPD discriminator ASIC I.The 8 channel prototype. II.Status of the test. III.Noise. IV.Gain. V.Test.

Jochen Frühauf CBM-Collaboration Meeting

LHCb-week June 2005 OT 1 Dirk Wiedner 1 MHz Readout and Zero Suppression for the Outer Tracker Dirk Wiedner, Physikalisches Institut der Universität Heidelberg.

FE Electronics - Overview ASD TDC L0 Buffer L1 Buffer biasL0 BXL1 50 fC DAQ counting room ~100m FE Electronics on the detector GOL Electronics Service.

CPT Week, April 2001Darin Acosta1 Status of the Next Generation CSC Track-Finder D.Acosta University of Florida.

Muon Electronics Upgrade Present architecture Remarks Present scenario Alternative scenario 1 The Muon Group.

Sven Löchner ASIC-Laboratory, Max-Planck-Institute for Nuclear Physics Heidelberg 9-13 September 2002, Colmar, France 8 th Workshop on Electronics for.

NA62 Trigger Algorithm Trigger and DAQ meeting, 8th September 2011 Cristiano Santoni Mauro Piccini (INFN – Sezione di Perugia) NA62 collaboration meeting,

Features of the new Alibava firmware: 1. Universal for laboratory use (readout of stand-alone detector via USB interface) and for the telescope readout.

FPGA firmware of DC5 FEE. Outline List of issue Data loss issue Command error issue (DCM to FEM) Command lost issue (PC with USB connection to GANDALF)

Final FED 1 Testing Set Up Testing idea and current status Preliminary results Future development Summary M. Noy

Performance of Programmable Logic Devices (PLDs) in read-out of high speed detectors Jack Fried INSTRUMENTATION DIVISION PLD ? PLD ? Muon Tracker PLD Muon.

TDC in ACTEL FPGA Tom Sluijk Hans Verkooijen Albert Zwart Fabian Jansen.

KLM Trigger Status Barrel KLM RPC Front-End Brandon Kunkler, Gerard Visser Belle II Trigger and Data Acquistion Workshop January 17, 2012.

NSYNC and Data Format S. Cadeddu – INFN Cagliari P. Ciambrone – INFN LNF.

Peter LICHARD CERN (NA62)1 NA62 Straw tracker electronics Study of different readout schemes Readout electronics frontend backend Plans.

1 MICE Tracker Readout Update Introduction/Overview TriP-t hardware tests AFE IIt firmware development VLSB firmware development Hardware progress Summary.

1 Level 1 Pre Processor and Interface L1PPI Guido Haefeli L1 Review 14. June 2002.

Integration and commissioning of the Pile-Up VETO.

Common test for L0 calorimeter electronics (2 nd campaign) 4 April 2007 Speaker : Eric Conte (LPC)

M. Adinolfi – University of Oxford – MAPMT Workshop – Imperial College 27 June Status of the PINT chip M. Adinolfi University of Oxford.

Level-1 Trigger Commissioning Status A.Somov Jefferson Lab Collaboration Meeting, May 10, 2010.

Juin 1st 2010 Christophe Beigbeder PID meeting1 PID meeting Electronics Integration.

1 Timing of the calorimeter monitoring signals 1.Introduction 2.LED trigger signal timing * propagation delay of the broadcast calibration command * calibration.

Mai 31th 2011 Christophe Beigbeder PID meeting1 ETD meeting Test setup : Activities in Bari, Univ of Maryland and at Orsay Test setup : Activities in Bari,

FPGA based signal processing for the LHCb Vertex detector and Silicon Tracker Guido Haefeli EPFL, Lausanne Vertex 2005 November 7-11, 2005 Chuzenji Lake,

PicoTDC architecture & Readout Jorgen Christiansen, PH-ESE 1.

H. Krüger, , DEPFET Workshop, Heidelberg1 System and DHP Development Module overview Data rates DHP function blocks Module layout Ideas & open questions.

Status report 2011/7/28 Atsushi Nukariya. Progress Progresses are as follows. 1. FPGA -> Analyze data from FPGA, and some revise point is found. 2. Software.

Mu3e Data Acquisition Ideas Dirk Wiedner July /5/20121Dirk Wiedner Mu3e meeting Zurich.

C.Beigbeder, D.Breton, M.El Berni, J.Maalmi, V.Tocut – LAL/In2p3/CNRS L.Leterrier, S. Drouet - LPC/In2p3/CNRS P. Vallerand - GANIL/CNRS/CEA SuperB -Collaboration.

LHCb Outer Tracker Upgrade Actel FPGA based Architecture 117 januari 2013 Outline ◦ Front end box Architecture ◦ Actel TDC ◦ Data GBT interface ◦ Data.

SuperB-DCH S ervizio E lettronico L aboratori F rascati 1LNF-SuperB Workshop – September 2010G. Felici DCH FEE STATUS Some ideas for Level 1 Triggered.

"North American" Electronics

ETD meeting Architecture and costing On behalf of PID group

Journées VLSI-FPGA-PCB Juin 2010 Xiaochao Fang

Jinfan Chang Experimental Physics Center , IHEP Feb 18 , 2011

14-BIT Custom ADC Board Rev. B

Data Handling Processor v0.1 First Test Results

From SNATS to SCATS C. Beigbeder1, D. Breton1,F.Dulucq1, L. Leterrier2, J. Maalmi1, V. Tocut1, Ph. Vallerand3 1 : LAL Orsay, France (IN2P3 – CNRS) 2 :

PID meeting SCATS Status on front end design

Christophe Beigbeder PID meeting

DCH FEE 28 chs DCH prototype FEE &

Status of the Beam Phase and Intensity Monitor for LHCb

QUARTIC TDC Development at Univ. of Alberta

Vertex 2005 November 7-11, 2005 Chuzenji Lake, Nikko, Japan

On behalf of MDC electronics group

PID meeting Mechanical implementation Electronics architecture

for BESIII MDC electronics Huayi Sheng

Presentation transcript:

Harald Deppe, Uwe Stange, Ulrich Trunk, Ulrich Uwer, Dirk WiednerHeidelberg University 1 Readout of the OTIS for the Outer Tracker LHCb Week Geneva 2001, Dec. 3 – Dec. 7 OTIS GROUP, Heidelberg University: Harald Deppe Martin Feuerstack-Raible 1) André Srowig 2) Uwe Stange Ulrich Trunk Ulrich Uwer Dirk Wiedner 1) Now at Fujitsu Mikroelektronik GmbH 2) Now at University Connecticut

Harald Deppe, Uwe Stange, Ulrich Trunk, Ulrich Uwer, Dirk WiednerHeidelberg University 2 Content $Introduction $Readout schemes ÑReadout with plain hitmask ÑReadout with encoded hitmask $Project status ÑDLL ÑPipeline/DBuffer ÑControl Algorithm ÑI 2 C-Interface, DACs $Summary

Harald Deppe, Uwe Stange, Ulrich Trunk, Ulrich Uwer, Dirk WiednerHeidelberg University 3 Introduction Data Flow: $Pre-Pipeline $Pipeline $Readout (2 modes) Requirements: $Synchronous TDC readout $Readout time  900ns

Harald Deppe, Uwe Stange, Ulrich Trunk, Ulrich Uwer, Dirk WiednerHeidelberg University 4 Readout 1: plain hitmask $Max. readout time: 900ns $Truncation of readout sequence after 900ns. (Hit information stays, only drift times lost) $Next event not earlier than 900ns after previous one.  900ns readout time garanteed.  All TDC stay synchronous.

Harald Deppe, Uwe Stange, Ulrich Trunk, Ulrich Uwer, Dirk WiednerHeidelberg University 5 Readout 1: plain hitmask Bit (6n) (6n) DataHeader3 HitmasksDrift time1...Drift time n Bit (6n)...95+(6n) DataHeader2 HitmasksDrift time1...Drift time n Bit (6n)..63+(6n) DataHeader1 HitmaskDrift time1...Drift time n ÓData format for 1, 2 or 3 BX per trigger (programmable) 1 BX per trigger (100% mean occupancy w/o truncation) 2BX per trigger (50% mean occupancy w/o truncation) 3 BX per trigger (27% mean occupancy w/o truncation)

Harald Deppe, Uwe Stange, Ulrich Trunk, Ulrich Uwer, Dirk WiednerHeidelberg University 6 Readout 2: encoded hitmask $Single hit TDC: Only first hit out of 1, 2 or 3 BX transmitted. $Independant from occupancy.  900ns readout time garanteed.  All TDC stay synchronous.

Harald Deppe, Uwe Stange, Ulrich Trunk, Ulrich Uwer, Dirk WiednerHeidelberg University 7 Readout 2: encoded hitmask $Data format: first hit out of 1, 2 or 3 BX (programmable) (independant from occupancy) $8 bit drift times (2bit hit position, 6bit drift time) Bit DataHeaderDrift time 0...Drift time 31 Hit PositionData 1. BX 00XXXXXX 2. BX 01XXXXXX 3. BX 10XXXXXX No Hit 11XXXXXX

Harald Deppe, Uwe Stange, Ulrich Trunk, Ulrich Uwer, Dirk WiednerHeidelberg University 8 Content $Introduction $Readout schemes ÑReadout with plain hitmask ÑReadout with encoded hitmask $Project status ÑDLL ÑPipeline/DBuffer ÑControl Algorithm ÑI 2 C-Interface, DACs $Summary

Harald Deppe, Uwe Stange, Ulrich Trunk, Ulrich Uwer, Dirk WiednerHeidelberg University 9 Status - DLL $Differential non linearity (DNL) Rio: DNL = 0.79 bin (with 1.6ns pulse width, and approx. 1.6·10 5 hits) Problem with setup not understood Actual: DNL = 0.47 ± 0.03 bin w/o Memory DNL = 0.51 ± 0.03 bin with Memory (with 1.6ns pulse width, and approx. 2.4·10 6 hits)

Harald Deppe, Uwe Stange, Ulrich Trunk, Ulrich Uwer, Dirk WiednerHeidelberg University 10 Status - Pipeline/DBuffer $SRAM Testchip: Measurements prove expected timing constraints. $Teststructure Derandomizing Buffer: First functional test successfull. Exact timing constraints yet to be measured.

Harald Deppe, Uwe Stange, Ulrich Trunk, Ulrich Uwer, Dirk WiednerHeidelberg University 11 Status - Control Algorithm $Pipeline/DBuffer Control Algorithm: Simulated, synthesised for ASIC/FPGA.Errors found with FPGA test are corrected. $Readout Control Algorithm: New implementation under work. FPGA test planned.

Harald Deppe, Uwe Stange, Ulrich Trunk, Ulrich Uwer, Dirk WiednerHeidelberg University 12 Status - I 2 C Interface, DACs $I 2 C interface and DACs can be taken from the Beetle chip. $I 2 C interface fully functional, SEU robust version currently under test. $Only minor changes needed for the DACs.

Harald Deppe, Uwe Stange, Ulrich Trunk, Ulrich Uwer, Dirk WiednerHeidelberg University 13 Summary $Readout schemes fulfill LHCb requirements. $Parts ready for prototype assembly: - Pipeline - I²C Interface, DACs $Further effort needed for: - Understanding the DNL-Measurement - Characterisation of DBuffer - Coding and testing of readout algorithm