Improvements to ME1/1 TMB Algorithm from Simulation Studies US CMS EMU Workshop 2013-10-01 Vadim Khotilovich, Texas A&M University.

Slides:



Advertisements
Similar presentations
Level-1 Trigger CMS Week, Brussels 14 Sep C.-E. Wulz Deputy Trigger Project Manager Institute of High Energy Physics, Vienna Prepared with slides/material.
Advertisements

Track Trigger Designs for Phase II Ulrich Heintz (Brown University) for U.H., M. Narain (Brown U) M. Johnson, R. Lipton (Fermilab) E. Hazen, S.X. Wu, (Boston.
1 ACES Workshop, March 2011 Mark Raymond, Imperial College. Two-in-one module PT logic already have a prototype readout chip for short strips in hand CBC.
Upgrading the CMS simulation and reconstruction David J Lange LLNL April CHEP 2015D. Lange.
CMS Physics Meeting, Dec. 6, Analysis Note on the Validation of the ORCA Simulation of the Endcap Muon CSC Front-end Electronics S. Durkin -- Ohio.
J. Leonard, U. Wisconsin 1 Commissioning the Trigger of the CMS Experiment at the CERN Large Hadron Collider Jessica L. Leonard Real-Time Conference Lisbon,
Endcap Muon meeting: CMU, Oct 19, 2003 J. Hauser UCLA 1 CSC Trigger Primitives Test Beam Studies Main Test Beam 2003 Goals: Verify the peripheral crate.
L1 CTT May 14, 2002 New Scheme for Tracking Marvin Johnson.
Silicon Tracking for Forward Electron Identification at CDF David Stuart, UC Santa Barbara Oct 30, 2002 David Stuart, UC Santa Barbara Oct 30, 2002.
Neutron Background Simulation R. Wilkinson. 2 Neutron Background Simulation Long-lived neutrons created, diffuse around collision hall They get captured.
S. Durkin, USCMS-EMU Meeting, Oct. 21, 2005 Critical Data Errors S. Durkin The Ohio State University USCMS EMU Meeting, FNAL, Oct. 20, 2005.
US CMS Phase 2 R&D Discussion 30-July-2013 “Phase 2 muon R&D” J. Hauser, UCLA  Add redundancy (power) to trigger where most needed  First and innermost.
February 19th 2009AlbaNova Instrumentation Seminar1 Christian Bohm Instrumentation Physics, SU Upgrading the ATLAS detector Overview Motivation The current.
CHEP March, B. Scurlock, University of Florida1 D. Acosta, V. Golovtsov, M. Kan, A. Madorsky, B. Scurlock, H. Stoeck, L. Uvarov, S.M. Wang University.
The Track-Finding Processor for the Level-1 Trigger of the CMS Endcap Muon System D.Acosta, A.Madorsky, B.Scurlock, S.M.Wang University of Florida A.Atamanchuk,
Emulator System for OTMB Firmware Development for Post-LS1 and Beyond Aysen Tatarinov Texas A&M University US CMS Endcap Muon Collaboration Meeting October.
An Asynchronous Level-1 Tracking Trigger for Future LHC Detector Upgrades A. Madorsky, D. Acosta University of Florida/Physics, POB , Gainesville,
Alexei Safonov (Texas A&M University) For the EMU community.
NSW background studies Max Bellomo, Nektarios Benekos, Niels van Eldik, Andrew Haas, Peter Kluit, Jochen Meyer, Felix Rauscher 1.
Tracking at LHCb Introduction: Tracking Performance at LHCb Kalman Filter Technique Speed Optimization Status & Plans.
Faster tracking in hadron collider experiments  The problem  The solution  Conclusions Hans Drevermann (CERN) Nikos Konstantinidis ( Santa Cruz)
Claudia-Elisabeth Wulz Institute for High Energy Physics Vienna Level-1 Trigger Menu Working Group CERN, 9 November 2000 Global Trigger Overview.
Track-Finder Trigger at the Beam Test Results and Features Darin Acosta, Rick Cavanaugh, Victor Golovtsov, Lindsey Gray, Khristian Kotov, Alex Madorsky,
Simulation of GEM-CSC Integrated Trigger: Status and Plans US CMS EMU Workshop Vadim Khotilovich, Texas A&M University for GEM DPG group.
Design Considerations for an Upgraded Track-Finding Processor in the Level-1 Endcap Muon Trigger of CMS for SLHC operations Sep TWEPP09 D. Acosta,
NA62 Trigger Algorithm Trigger and DAQ meeting, 8th September 2011 Cristiano Santoni Mauro Piccini (INFN – Sezione di Perugia) NA62 collaboration meeting,
Some Thoughts about Hits, Geometry etc Rob Kutschke, Hans Wenzel Fermilab March 13, 2007.
Hit rate at high luminosity logical channels - ghosts – efficiency Toy Monte Carlo : # I have assumed a uniform particle distribution inside the TS # I.
AND/OR - Are MC and Data (in)consistent? - further analysis and new measurements to do - Effects on inefficiency evaluation 1 G. Martellotti 21/05/2015.
1 SCA Cell Utilizing Scheme The output of each preamp-shaper channel is sampled continuously at 20 MHz and stored the SCA cells. There are 96 cells for.
Andrey Korytov, University of Florida IEEE Nuclear Science Symposium, Honolulu, 31 October Performance of CMS Cathode Strip Chambers Andrey Korytov.
Draft of talk to be given in Madrid: CSC Operations Summary Greg Rakness University of California, Los Angeles CMS Run Coordination Workshop CIEMAT, Madrid.
4 Dec 2008G. Rakness (UCLA)1 Online Software Updates and RPC data in the RAT …including Pad Bit Mapping and Efficiency… Greg Rakness University of California,
Digital CFEB (an Update) B. Bylsma, EMU at CMS Week, March 16, Ben Bylsma The Ohio State University.
UCLA meeting, 2012 Hauser1 Since last week Technical Coordination workshop Gave talk on CSC upgrades New 2013 timeline – ME4/2 seems okay, ME1/1 is tight,
CMS Latency Review, 13th March 2007CSC Trigger 1 Latency and Synchronization update.
CSC High Pileup Sumulations Vadim Khotilovich Alexei Safonov Texas A&M University June 15, 2009.
LHCb VELO Upgrade Strip Chip Option: Data Processing Algorithms Giulio Forcolin, Abdul Afandi, Chris Parkes, Tomasz Szumlak* * AGH-Krakow Part I: LCMS.
13 March 2007G. Rakness (UCLA) 1 RPC efficiency in RAT Greg Rakness University of California, Los Angeles UCLA phone meeting 13 March 2007.
TMB-to-MPC Trigger Data Format Changes related to GEM US CMS EMU Workshop Vadim Khotilovich, Texas A&M University.
1 Oct 2009Paul Dauncey1 Status of 2D efficiency study Paul Dauncey.
LCWS11 – Tracking Performance at CLIC_ILD/SiD Michael Hauschild - CERN, 27-Sep-2011, page 1 Tracking Performance in CLIC_ILD and CLIC_SiD e + e –  H +
Forward Trigger Upgrade and AuAu Pattern Recognition V. Cianciolo, D. Silvermyr Forward Upgrade Meeting August 18-19, 2004.
CMS Upgrade Workshop - Fermilab Trigger Studies Using Stacked Pixel Layers Mark Pesaresi
US AFEB timing in CSCs in splash events, run N. Terentiev, CMU CSC Synchronization meeting Nov. 16, 2009, CERN.
L1 Global Muon Trigger Simulation Status URL of this presentation:
1 Update on CompareTFandDMBLCTs.cc Analyzer that compares LCTs read out from the Track Finder (input FIFO) with those read out through the EMU data path.
+ GE2/1 Case Considerations Alexei Safonov. + CMS Muon Upgrades CMS Technical Proposal in its part related to muon systems lists following: MEX/1 electronics.
Comparison of different chamber configurations for the high luminosity upgrade of M2R2 G. Martellotti - LNF - 13/03/2015 Roma1 + Alessia.
Eight fully instrumented PC1 mounted on top of the Drift Chamber. Qualities * Efficiency close to 100% and good spatial resolution. Noise free operation.
Stan Durkin CMS Upgrade Week 1 A Digital Pipelined Cathode Front End Board (DCFEB) Stan Durkin The Ohio State University.
Effects of Endcap Staging/Descoping D.Acosta University of Florida.
Pattern recognition with the triplet method Fabrizio Cei INFN & University of Pisa MEG Meeting, Hakata October /10/20131 Fabrizio Cei.
Calliope-Louisa Sotiropoulou FTK: E RROR D ETECTION AND M ONITORING Aristotle University of Thessaloniki FTK WORKSHOP, ALEXANDROUPOLI: 10/03/2014.
CMS Week, 3-7 November CSC Trigger Test Beam Report Cast of many.
Status at CERN 8 fills  ~500/pb since last Tuesday – ~5.3/fb delivered, ~4.8/fb recorded, … SEU workshop on Friday – Different detectors have different.
Off-Detector Processing for Phase II Track Trigger Ulrich Heintz (Brown University) for U.H., M. Narain (Brown U) M. Johnson, R. Lipton (Fermilab) E. Hazen,
June 4, 2009 STAR TPC review Estimation of TPC Aging Based on dE/dx Measurements Yuri Fisyak.
SLHC Muon Upgrades and Impact on Trigger
Timing/Synchronization Status
Studies for Phase-II Muon Detector (|η| = ) – Plans
CMS EMU TRIGGER ELECTRONICS
Status of Full Simulation for Muon Trigger at SLHC
ALCT, TMB Status, Peripheral Crate Layout, CSC Event Display
CSC Trigger Primitives Test Beam Studies
Changes in Level 1 CSC Trigger in ORCA by Jason Mumford and Slava Valuev University of California Los Angeles June 11,
Updates & Rates in the Level-1 CSC Trigger Primitive code in ORCA
ME1/1 Electronics Upgrade
August 19th 2013 Alexandre Camsonne
Presentation transcript:

Improvements to ME1/1 TMB Algorithm from Simulation Studies US CMS EMU Workshop Vadim Khotilovich, Texas A&M University

Outline About ME1/1 Algorithm changes in a nutshell CLCT reconstruction changes ALCT handling and ALCT to CLCT matching LCT sorting Twiki page BAlgorithmDescription BAlgorithmDescription

About ME1/1 Good quality stubs in ME1/1 are crucial for trigger rate suppression at high eta – Closer to IP, less scattering – Provides large lever arm – More B-field bending then other endcap stations By construction, it is different to other chambers: – 48 anode wire groups, inclined at 29 o – Physically separated cathode strip detectors in ME1/a and ME1/b 1/b has 64 strips read out by 4 CFEBs 1/a has 48 strips – Before: triple-ganged, read out by 1 CFEB – Upgrade: un-ganged, read out by 3 DCFEBs 3 ME1/b ME1/a ME1/1  =1.55  =2.10  =

ME1/1 High Luminosity Trouble With no change, ME1/1 would be a big trouble maker at SLHC luminosities (L up to x10 of nominal design) 4 – The highest BG rates of all chambers Occupancy-related timing effects would increase significantly in high PU and would lead to degradation of stub finding efficiency – No hope of triggering in ganged L – Current TMB FPGA is full to its capacity – CFEB chips rate capacities become a bottleneck – Extended years of running in high radiation environment – increasing likelihood of failure – Strong motivation for ME1/1 electronics upgrades Note: PU25 is L & 25ns BX PU400 SLHC peak inst. L if no luminosity leveling or 50ns BX Most of efficiency plots are PU400 unless noted otherwise

Algorithm Changes in a Nutshell Find CLCTs separately in ME1/a and ME1/b, minimize/localize electronics dead-time due to out-of- time pileup Find ALCTs in ME1/1 – Assign them to ME1/a and ME1/b (with some overlap region due to the slant) Match ALCTs to CLCTs separately in ME1/a and ME1/b – Properly handle a possibility that ALCT and CLCT might not be able to physically cross – Better cross-BX matching of ALCT to CLCT Choose the best two LCTs in each, ME1/a and ME1/b – One more sorting step is necessary if we are allowed max 2 per whole ME1/1

CLCT reco: ME1/a & ME1/b separation Old TMB algo: 1/b + 1/a strip signals are treated as in a single continuous chamber – Works ok for low lumi, but becomes increasingly harmful as L increases Larger FPGA would allow to treat 1/a and 1/b as two separate chambers for finding CLCT – With max 2 CLCTs/BX per each 1/a and 1/b parts – Thus, up to 4 CLCTs per whole ME1/1 would be available for further matching to ALCTs (which would also be done separately in 1/a and 1/b)

CLCT reco: dead-time localization Old TMB algo: state-machine freezes whole chamber after a CLCT trigger is found until # of coincidence layers falls under trigger threshold – If anywhere in a chamber there was a CLCT from PU a few BX earlier before a signal muon, signal would be lost – major source of inefficiency Possible solution: localization of dead-time – After CLCT triggers, mark as busy only strips covered by the CLCT pattern envelope and remember CLCT half-strip during the following BXs, check if # of coincidence layers drops under the trigger threshold for the signal half-strip if it does, remove the "busy" mark from the marked strips – Only strips marked as busy in specific BX are excluded from pattern recognition

CLCT reco: dead-time localization CLCT efficiency improvement: – Lower line – before dead-time localization – Upper line – localized dead-time as described in previous slide

On CLCT Patterns 3 of the highest bend patterns contribute – 0.3% to efficiency for pt>8 – A lot to occupancies from pt<5 stubs 9 Only these patterns are relevant for PT>10 GeV/c Zoom onto efficiency close to 1: Bend: Efficiency: Occupancy: PU0

On CLCT Patterns It would be beneficial to limit the set of CLCT patterns used for triggering – Would help with rate, ghosting, dead-time and corresponding loss of efficiency (while we loose a little of efficiency in low PU case, we would gain a bit in high PU) But we still would like to read out data from low pt muons – For that we would still need to keep the full set of CLCT patterns for DAQ – Data is only read-out from those chambers that have a CLCT pre-trigger (3 layers coincidence) Thus, high-bend patterns might only need to be used for pre- triggering, but not for triggering 10

On ALCT Patterns Problem: – ALCT time resolution in ME1/a becomes worse then that of CLCTs – The reason is that the single “wide” ALCT pattern envelope that we currently have for all chambers, picks up too much of BG from neighboring wiregroups Solution: – Use “wide” ALCT pattern for chambers in Ring > 1 – Use a new “narrow“ ALCT pattern for Ring 1 chambers 11

On Stub Timing (relevant to CLCT and ALCT) Current stub timing measure is not robust enough: – Defined by BX of pre-trigger First BX when at least 3 layers with signal start fitting into a stub pattern envelope – Could be influenced by outlier signal channels from early BG – Check for trigger condition happens 2BX after pre-trigger For CLCT, trigger pattern could even be different then pre-trigger pattern Possible improvement: median stub timing – Defined by median time of signal channels that fit into stub’s trigger envelope Median is a measure that is the most robust to outliers – In firmware it would require extra memory to maintain FIFOs to calculate running medians – If that would be taking too much resources, some sort of truncated averages might be attempted instead 12

ALCT Handling in ME1/1 For the ALCTs received by TMB we propose to assign them either to 1/a or to 1/b if they could cross either of them Match ALCTs to CLCTs independently in 1/a and 1/b – A complication: 29 o slant some wiregroups cross both 1/a and 1/b ALCTs in these WGs would be assigned to the both – Use LUTs to check for a physical possibility of a half-strip and a wire groups to cross 13 Half-strip WG ME1/b ME1/a

Improving Stub Time-Matching Logic A problem in old TMB: CLCTs are “leading” the matching – When it finds CLCT, it looks for 1 st BX in the matching window (in arrival time order) that has ALCTs – Problem: when ALCT is matched, it is taken away from the queue together with the matched CLCT Even if there might be a better match later –> inefficiency! Advantage: simple, no latency loss Solution: ALCT-centric cross-BX approach – For a BX with ALCT (which determines BX of LCT), TMB would wait for CLCTs to be reconstructed Look for a match in the same central BX first If less then 2 LCTs are matched yet, look for CLCTs in BX -1, then BX+1 … – That would require some small additional latency 14

Improving Stub Time-Matching Logic Example of efficiency improvement – Note the red “correct LCT” efficiency histogram 15 Before: After:

On LCT Sorting Since we can have max = 4 LCTs/BX from 1/a + 1/b, we need some LCT sorting procedure to select max 2 LCTs/BX from the whole ME1/1 – The limit comes from the backplane limitation The simplest solution: – Rank by eta: drop the highest eta ones until we have just two A bit better: – Rank stubs by “special quality” value which is the same as stub quality for 1/b and is stub quality - 1 for 1/a stubs – Rank by eta, if special quality is the same A more complex way to work around the limitation of max 2 LCTs/BX – Serialize extra stubs into the following BX if it would be empty – However, it’s unclear if it would actually be worth doing 16

Conclusion A number of ways to improve local triggering in ME1/1 at high luminosity was identified from simulation studies in high pileup The plan is to start implementation in firmware – Step-by-step improvements of the existing TMB firmware with 7DCFEB handling (Yuriy’s talk yesterday) – Having a versatile test-bed for firmware development is important Aysen will be talking about the electronic emulation system for the TMB input signals 17

Backup 18

Potential ALCT Efficiency Improvements Current ALCT “ghost cancellation” algorithm: If( WG-1 has ALCT of higher Quality in the same BX || WG+1 has ALCT of at least the same Q in the same BX ) ALCT on wire group WG is canceled else (if WG+1 or WG-1 have ALCT from 1 to 4 BX ago) ALCT on wire group WG is canceled Is run in parallel for all Wire Groups Has little effect at low PU At high PU and high eta efficiency suffers because of the strict requirements in the ‘else’ – “from 1 to 4 BX ago” is a large range for time-precise ALCTs – No requirement on Quality of WG+1 or WG-1 Fairly often can lead to killing of a good signal ALCT by some low quality neighboring ALCT from early PU 19

Potential ALCT Efficiency Improvements 20 The highest eff. is after removing pre-trigger dead-time: –Currently, if pre-trigger happens on some WG but no trigger 2BX later, ALCT stops this WG for total 6 BX after pre-trigger –No reason not to reduce it to 2 BX (drift time only) before Ghost Cancellation: – Changing the WG±1 look-back DBX from 4 to 1 (dotted line) – Adding higher quality requirement for past BXs (dashed)

Note on ALCT Emulator Current ALCT emulator in CMSSW has a limitation: – It does not allow simulation of multiple ALCT trigger stubs in a BX train happening on the same wire- group – It means that only the first ALCT stub in a BX train on a specific wire-group is found That could bring some trouble if very long BX trains with early out-of-time PU are simulated E.g., the standard BX train is [-5,+3], but for SLHC samples they are now proposing a significantly longer one [-12,+3] 21