Basics: Digital Logic. F(x,y) = x.y F(x,y) = x.y + x'.y'

Slides:



Advertisements
Similar presentations
Techniques for Combinational Logic Optimization
Advertisements

Minimization of Circuits
Prof. Sin-Min Lee Department of Computer Science
ECE 3110: Introduction to Digital Systems Simplifying Sum of Products using Karnaugh Maps.
Boolean Algebra and Combinational Logic
ECE C03 Lecture 21 Lecture 2 Two Level Minimization Hai Zhou ECE 303 Advanced Digital Design Spring 2002.
Chapter 3 Simplification of Switching Functions
CHAPTER 3 Digital Logic Structures

Computer Engineering (Logic Circuits) (Karnaugh Map)
Logic gate level Part 3: minimizing circuits. Improving circuit efficiency Efficiency of combinatorial circuit depends on number & arrangement of its.
EECC341 - Shaaban #1 Lec # 7 Winter Combinational Circuit Minimization Canonical sum and product logic expressions do not provide a circuit.
Simplifying Boolean Expressions Using K-Map Method
Computer Organization and Assembly Language: Chapter 7 The Karnaugh Maps September 30, 2013 By Engineer. Bilal Ahmad.
IKI a-Simplification of Boolean Functions Bobby Nazief Semester-I The materials on these slides are adopted from those in CS231’s Lecture.
Overview Part 2 – Circuit Optimization 2-4 Two-Level Optimization
KU College of Engineering Elec 204: Digital Systems Design
1 Logic Gates Digital Computer Logic Kashif Bashir WWW:
Boolean Algebra and Digital Circuits
ECE 331 – Digital System Design
1 Simplification of Boolean Functions:  An implementation of a Boolean Function requires the use of logic gates.  A smaller number of gates, with each.
Chapter 3 Simplification of Switching Functions. Simplification Goals Goal -- minimize the cost of realizing a switching function Cost measures and other.
Department of Computer Engineering
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 2 – Combinational Logic Circuits Part 2.
1 Digital Logic Design Week 5 Simplifying logic expressions.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. Circuit Optimization Logic and Computer Design Fundamentals.
Logic and Computer Design Simon Petruc-Naum CS 147 – Dr. S.M. Lee.
ECE 2110: Introduction to Digital Systems PoS minimization Don’t care conditions.
ECE 3110: Introduction to Digital Systems Symplifying Products of sums using Karnaugh Maps.
UM EECS 270 Spring 2011 – Taken from Dr.Karem Sakallah Logic Synthesis: From Specs to Circuits Implementation Styles –Random –Regular Optimization Criteria.
Computer Organization CSC 405 Quine-McKluskey Minimization.
Circuit Minimization. It is often uneconomical to realize a logic directly from the first logic expression that pops into your head. Canonical sum and.
Computer Engineering (Logic Circuits) (Karnaugh Map)
CHAPTER 3: PRINCIPLES OF COMBINATIONAL LOGIC
Lecture 4 Nand, Nor Gates, CS147 Circuit Minimization and
Ahmad Almulhem, KFUPM 2010 COE 202: Digital Logic Design Combinational Logic Part 3 Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:
ece Parity Used to check for errors Can be either ODD or EVEN Left most bit used as the indicator For EVEN, insert a 0 or a 1 so as to make the.
ECE 3110: Introduction to Digital Systems Chapter #4 Review.
June 12, 2002© Howard Huang1 Karnaugh maps Last time we saw applications of Boolean logic to circuit design. – The basic Boolean operations are.
1 Gate Level Minimization EE 208 – Logic Design Chapter 3 Sohaib Majzoub.
Digital Logic (Karnaugh Map). Karnaugh Maps Karnaugh maps (K-maps) are graphical representations of boolean functions. One map cell corresponds to a row.
Karnaugh Maps (K maps).
ECE DIGITAL LOGIC LECTURE 8: BOOLEAN FUNCTIONS Assistant Prof. Fareena Saqib Florida Institute of Technology Spring 2016, 02/11/2016.
ECE 301 – Digital Electronics Minimizing Boolean Expressions using K-maps, The Minimal Cover, and Incompletely Specified Boolean Functions (Lecture #6)
Chapter 3 Simplification of Switching Functions. Simplification Goals Goal -- minimize the cost of realizing a switching function Cost measures and other.
Mu.com.lec 9. Overview Gates, latches, memories and other logic components are used to design computer systems and their subsystems Good understanding.
Digital Systems Design 1 Signal Expressions Multiply out: F = ((X + Y)  Z) + (X  Y  Z) = (X  Z) + (Y  Z) + (X  Y  Z)
CHAPTER 3 Simplification of Boolean Functions
Lecture 4 Nand, Nor Gates, CS147 Circuit Minimization and
ECE 2110: Introduction to Digital Systems
Computer Organisation
3-7 Other Two-level Implementations
ECE 3110: Introduction to Digital Systems
Boolean Algebra and Combinational Logic
ECE 2110: Introduction to Digital Systems
Digital Logic and Design
17-Nov-18 Logic Algebra 1 Combinational logic.
Lecture 4 Sums of Product Circuits Simplification
Optimized Implementation of Logic Function
SYEN 3330 Digital Systems Chapter 2 – Part 4 SYEN 3330 Digital Systems.
Functions Computers take inputs and produce outputs, just like functions in math! Mathematical functions can be expressed in two ways: We can represent.
MINTERMS and MAXTERMS Week 3
Computer Organization
COE 202: Digital Logic Design Combinational Logic Part 3
From now on: Combinatorial Circuits:
Overview Part 2 – Circuit Optimization
3-Variable K-map AB/C AB/C A’B’ A’B AB AB’
Karnaugh maps Last time we saw applications of Boolean logic to circuit design. The basic Boolean operations are AND, OR and NOT. These operations can.
Karnaugh Maps (K-Maps)
Chapter 4 Combinational Logic Design Principles. Overview Objectives -Define combinational logic circuit -Analysis of logic circuits (to describe what.
Presentation transcript:

Basics: Digital Logic

F(x,y) = x.y

F(x,y) = x.y + x'.y'

G(x,y,z)=x'yz + x'yz' + xy'z' + x'y'z'

Canonical SOP Form

Canonical POS Form

(1) real logic gates need to be connected to a power source (2) real logic gates do not respond instantly to changes in their input values (3) the outputs of two logic gates cannot be connected directly to each other (4) there is a limit to the number of inputs that can be connected to a logic gate (5) integrated circuits stop working if you let out the magic smoke. Real Logic Gates

Impedance - Impedance is a measure of the resistance of a component to alternating current (AC) signals, and is a function of the frequency of the AC signal for most components. A logic gate has a very high input impedance, which means that they only need a small current to set their voltage levels to high or low. Logic gates have a very low output impedance, which means that they can provide a relatively high current to drive a circuit high or low. Due to these differences in impedances, logic gate inputs can be connected to each other while logic gate outputs cannot. Power - Power, P, is the rate at which energy is used (dissipated). Measured in Watts, the power used by an electronic component is related to the voltage drop, V, across the component, the resistance, R, of the component, and the current, I, in the component by, P = VxI or P = V 2 /R or P = I 2 xR Electrical Characteristics of Digial Logic

Power/Impedance Issues

Depth of Circuit

TTL Gate Delay

Fan-In Fan-Out

Common TTL Integrated Circuits

Typical Laboratory Setup

Implementing Order of Precedence in a Circuit

The Relationship Between Venn Diagrams and Karnaugh Maps

Examples of Simplifying Groups of Terms in K-Maps

Karnaugh Maps (K-Maps) We will use a K-map to simplify the follwing expression. F(x,y,z) = xy’z’ + x’y’z + xz’ + y’z + x’ First we note that there are three variables in the expression F( ), therefore our K-map will have 2 3 =8 cells. Next we decide where each variable will be represented. x yz

Now we arrange the literal values for x,y and z so that binary vectors that are next to each other differ by only one bit. In other words we make sure that logically adjacent vectors are also physically adjacent. x yz Now we place ones (true values) into the K-map to show which binary vectors satisfiy the expression F( ). F(x,y,z) = xy’z’ + x’y’z + xz’ + y’z + x’ x yz

Now we find the smallest number of the largest rectangular patterns of 1’s whose sizes are integer powers of two. (Weird) That is the length of a selected rectangle of ones must be of length 1,2,4,...,2 n. Of course in this case 4 is the limit. We must choose a set of these rectangles such that every 1 is in at least one of the rectangles. Here are a few candidates x yz x yz x yz In each case we have contained all the 1’s in three rectangles of the required dimensions. The middle case is better because it uses larger patterns. Finally we convert these pattern back into terms in the simplified expression for F( ). F(x,y,z) = x’ + y’ + z’

Comparing K-Map and Algebraic Simplification

There are Many Equivalent K-Maps Configurations

Examples of 4-Variable K-Maps

A K-Map "Tiles the Plane" These terms are logically adjacent even though they appear on opposite corners of the K-Map

Max-Terms (Zeros) Can Be Used to Populate a K-Map 0 0

The Importance of "Don't Care" States Sometimes the value of a Boolean function for certain bit patterns is not important. For example, when the input is a binary-coded decimal (BCD) the values for input greater than 9 do not matter. In these cases we can use the don't care states either as 0's or 1's to simplify the circuit.

Note: For those of you who are unfamiliar with the conversions between SOP, POS, minterms and maxterms please work the following exercises as practice. If you have any questions please feel free to ask in class or contact me directly. Sum-of-ProductsProduct-of-SumsmintermsMaxterms ABC+AB’C+A’B’C’ (P+Q’+R)(P’+Q+R’) f(x,y,z)=m(0,1,3,4,6) g(a,b,c,d)=M(0,11,15) For each row, use the representation of the Boolean expression given to derive the other representations. Some representations will be too large to fit conveniently in the table. Sample Problems for Transforming Boolean Expressions to Other Equivalent Forms

Step 1: Express the Boolean function to be simplified in canonical SOP form. Step 2: Using minterms or by direct conversion, generate the binary vector form for each product term. Step 3: Arrange the binary vectors into groups according to the number of 1's in the vectors. Step 4: Compare vectors in consecutive groups replacing each adjacent pair with their corresponding implicant. (Note: When comparing vectors with i 1's to vectors with i+1 1's, two vectors are adjacent when the positions of i 1's match. The implicant is generated by replacing the unmatched 1 with a dash.) Build a new list comprised of the newly generated implicants and any binary vectors not part of an adjacent pair. Step 5: Repeat Steps 3 and 4 on the newly generated list until no new implicants are found. (Note: A pair of implicants containing i and i+1 1's are adjacent when the positions of all dashes match and the positions of i 1's match. As with binary vectors the new implicant is generated by replacing the unmatched 1 with a dash.) The final list is comprised of the prime implicants. Step 6: Place list of prime implicants into a Prime Implicant table that compares them to the original list of minterms. Find the essential prime implicants and determine which minterms are covered by this subset of implicants. (Note: The essential prime implicants are those that are the only implicants to cover a particular minterm.) Step 7: Find the smallest subset of remaining implicants needed to cover the remainder of the minterms of the original Boolean function. (Note: This step can be computationally expensive.) Quine-McKluskey Method

Quine-McKluskey - An Example Problem

Finding Logically Adjacent Terms

Reduced Terms Must Represent all the Original Terms

Finding Logically Adjacent Reduced Terms

Listing the Prime Implicants

Minimal Set of Essential Prime Implicants