Pattern Generator Versatile Measuring Equipment Bit to bit customized signals, PRBS, PWM, specifics,... Digital Pulse Delay Generator 16 outputs TTL,

Slides:

Advertisements

Similar presentations

XFEL C+C HARDWARE : REQUIREMENTS 1) To receive, process and store Timing Signals from TR ( Timing Receiver ) in same crate : - 5 MHz Bunch CLOCK - Bunch.

Advertisements

Dorian’s TS1 Systemes Electroniques students CONCEPTION OF A DIGITAL TO ANALOG CONVERSION BOARD Objective : To conceive a Digital to Analog conversion.

Internal Logic Analyzer Final presentation-part B

MEG Experiments Stimulation and Recording Setup Educational Seminar Institute for Biomagnetism and Biosignalanalysis February 8th, 2005.

Test of LLRF at SPARC Marco Bellaveglia INFN – LNF Reporting for:

1 Alan Rux Electrical and Computer Engineering Department University of Massachusetts Lowell Campus Analog Discovery Design Kit Analog Discovery Design.

20 Feb 2002Readout electronics1 Status of the readout design Paul Dauncey Imperial College Outline: Basic concept Features of proposal VFE interface issues.

Large Area, High Speed Photo-detectors Readout Jean-Francois Genat + On behalf and with the help of Herve Grabas +, Samuel Meehan +, Eric Oberla +, Fukun.

(Voice Activated Home Control System). Project Summary Control any IR activated device –Via voice command Learnable –Learn IR Code –Learn Voice Command.

Timers and Interrupts Shivendu Bhushan Summer Camp ‘13.

Status of LAV FEE electronics G. Corradi, C. Paglia, D. Tagnani & M. Raggi, T. Spadaro, P. Valente.

A compact, low power digital CDS CCD readout system.

26 February 2009Dietrich Beck FPGA Solutions... FPGA and LabVIEW Pattern Generator Multi-Channel-Scaler.

3/7/05A. Semenov Batch-by-Batch Intensity Monitor 1 Two-Channel Batch by Batch Intensity Monitor for Main Injector BBI.

Technion – Israel Institute of Technology Department of Electrical Engineering Winter 2009 Instructor Amit Berman Students Evgeny Hahamovich Yaakov Aharon.

Time stamping with CAEN V1290N Bled, 26 th – 28 th March 2008 Dušan Ponikvar, Dejan Paradiž Faculty of Mathematics and Physics Ljubljana, Slovenia.

DDL hardware, DATE training1 Detector Data Link (DDL) DDL hardware Csaba SOOS.

TID and TS J. William Gu Data Acquisition 1.Trigger distribution scheme 2.TID development 3.TID in test setup 4.TS development.

Trigger Supervisor (TS) J. William Gu Data Acquisition Group 1.TS position in the system 2.First prototype TS 3.TS functions 4.TS test status.

Author Wayne M. Koski EVLA Monitor & Control Software PDR May 14 & 15, EVLA Monitor and Control Module Interface Board (MIB) Design.

1 S. E. Tzamarias Hellenic Open University N eutrino E xtended S ubmarine T elescope with O ceanographic R esearch Readout Electronics DAQ & Calibration.

L.Royer– Calice DESY – July 2010 Laurent ROYER, Samuel MANEN, Pascal GAY LPC Clermont-Ferrand R&D LPC Clermont-Fd dedicated to the.

DLS Digital Controller Tony Dobbing Head of Power Supplies Group.

SRS DIGITAL C-CARD. TEST AND APPLICATIONS Mihai Cuciuc.

Leo Greiner IPHC meeting HFT PIXEL DAQ Prototype Testing.

K.C.RAVINDRAN,GRAPES-3 EXPERIMENT,OOTY 1 Development of fast electronics for the GRAPES-3 experiment at Ooty K.C. RAVINDRAN On Behalf of GRAPES-3 Collaboration.

Micro-Research Finland Oy Timing System Modules Jukka Pietarinen EPICS Collaboration Meeting, Argonne, June 2006.

Status of the Beam Phase and Intensity Monitor for LHCb Richard Jacobsson Zbigniew Guzik Federico Alessio TFC Team: Motivation Aims Overview of the board.

Micro-Research Finland Oy MRF Timing System Jukka Pietarinen Timing Workshop CERN February 2008.

Some features of V1495 Shiuan-Hal,Shiu Everything in this document is not final decision!

8114A Overview. 8114A Overview 10-Feb-04 Page A Overview 1) Specifications and Applications 2) Operational Overview 3) Block Diagram.

C. Combaret DIF_GDIF_MDIF_D ASU 6x 24 HR2 ASU USB Hub RPi USB2 DCC SDCC RPi USB 1 hub+Rpi for 4 cassettes 1 DCC for 8 cassettes (1 spare) Trigger.

Features of the new Alibava firmware: 1. Universal for laboratory use (readout of stand-alone detector via USB interface) and for the telescope readout.

仙公 100 Sancode 100 The best solution of the low cost and high performance SOC tester Signality System Engineering Co., LTD. Signality System Engineering.

FED RAL: Greg Iles5 March The 96 Channel FED Tester What needs to be tested ? Requirements for 96 channel tester ? Baseline design Functionality.

©F.M. Rietti Embedded Systems I Controllers Data Sheets.

PowerBench Programmable Power Supply Final presentation – part A March 20 th, 2009 Gregory Kaplan Dmitry Babin Supervisor: Boaz Mizrahi.

WP5 – Wirespeed Photonic Firewall Validation Start M27, finish M35 Avanex lead Description of Work –Establish test bed suitable to validated the optical.

1Ben ConstanceFONT Meeting 1st August 2008 ATF2 digital feedback board 9 channel board with replaceable daughter board (RS232 etc.) − Board will log data.

M.Mohajjel. Why? TTM (Time-to-market) Prototyping Reconfigurable and Custom Computing 2Digital System Design.

TTC for NA62 Marian Krivda 1), Cristina Lazzeroni 1), Roman Lietava 1)2) 1) University of Birmingham, UK 2) Comenius University, Bratislava, Slovakia 3/1/20101.

ESS Timing System Prototype 2012 Miha Reščič, ICS

A commercially available digitization system Fotiou Andreas Andreas Fotiou.

Time and amplitude calibration of the Baikal-GVD neutrino telescope Vladimir Aynutdinov, Bair Shaybonov for Baikal collaboration S Vladimir Aynutdinov,

BPM stripline acquisition in CLEX Sébastien Vilalte.

S. Bota – Calorimeter Electronics overview - July 2002 Status of SPD electronics Very Front End Review of ASIC runs What’s new: RUN 4 and 5 Next Actions.

NIKHEF 2014 David Calvo IFIC (CSIC – Universidad de Valencia) Time to Digital Converters for KM3NeT Data Readout System.

XTRP Software Nathan Eddy University of Illinois 2/24/00.

WP5 – Wirespeed Photonic Firewall Validation Start M27, finish M41(tbc) CIP now lead Description of Work –Establish test bed suitable to validated the.

J. Ye SMU Joint ATLAS-CMS Opto-electronics working group, April 10-11, 2008 CERN 1 Test Results on LOC1 and Design considerations for LOC2 LOC1 test results:

8133A Overview. 8133A Overview 10-Feb04 Page A Overview 1) Specifications and Applications 2) Operational Overview 3) Block Diagram.

TLU plans 21/03/20161 D. Esperante, Velo upgrade meeting.

A versatile FPGA based photon counter and correlator sudersan dhep meet’16.

PC-based L0TP Status Report “on behalf of the Ferrara L0TP Group” Ilaria Neri University of Ferrara and INFN - Italy Ferrara, September 02, 2014.

9530 T IMING C ONTROL U NIT Features TCU-1 Key Features 250ps timing resolution with < 50ps jitter 8 independent outputs with full individual programming.

USING TV REMOTE AS A CORDLESS MOUSE FOR THE COMPUTER

CORDLESS MOUSE FEATURES BY TV REMOTE USING PIC MICROCONTROLLER

UMAC 구성예 (1) ▪ CPU (w/ WD Board) - Ethernet (TCP/IP)

Data transmission characterization with underwater copper link

Firmware Structure Alireza Kokabi Mohsen Khakzad Friday 9 October 2015

Status of the Beam Phase and Intensity Monitor for LHCb

Status of the Merlin Readout System

Trigger status Fan-out Trigger processor

Clock & Control Card Status 29 July Martin Postranecky/Matt Warren

Master I/O Connectors PL12 PL14 PL21 PL20 PL17.

Clock & Control Card Status 29 July Martin Postranecky/Matt Warren

Mott DAQ Timing R. Suleiman February 12, 2014.

Setup for EVM Provide 8MHz 12dBm to CLK_IN SMA.

DARE180U New Analog IPs Laurent Berti AMICSA 2018, LEUVEN.

Presentation transcript:

Pattern Generator Versatile Measuring Equipment Bit to bit customized signals, PRBS, PWM, specifics,... Digital Pulse Delay Generator 16 outputs TTL, LVTTL, LVCMOS2, ECL… compatible 16 million bits/channel

Specifications 10 MHz 1ppm TCXO internal clock, interchangeable on request External clock from 1 Hz to 60 MHz External trigger 16 outputs TTL, LVTTL, LVCMOS2, ECL… compatible Output impedance : 50Ω Rise/fall time < 20ns typ. Overshoot < 100mV + 10% of signal amplitude RMS jitter < Ethernet interface Integrated Graphical Unit Interface Local or remote management

Dash Board GUI Dash Board Memory management Output management PatternGeneratorconfiguration

Pulse Mode GUI Pulse mode parameters *1 configurable output In pulse mode * Different packages are availalble in order to increase dual mode outputs

Pattern Generation GUI Pattern Generation The following pattern will be entered as described below : Sub-Pattern 1 : Nb of 0 = 0 & Nb of 1 = 1 Sub-Pattern 2 : Nb of 0 = 2 & Nb of 1 = 3 Sub-Pattern 3 : Nb of 0 = 1 & Nb of 1 = 1 Sub-Pattern 4 : Nb of 0 = 1 & Nb of 1 = 2 Sub-Pattern 5 : Nb of 0 = 1 & Nb of 1 = 1 Sub-pattern 6 : Nb of 0 = 2 & Nb of 1 = 1

Output levels GUI Output levels +3V -2.5V 0V Offset = 1 Offset = 255 LVTTL ECL TTL, LVTTL, LVCMOS2, ECL…compatible +5V max

Packages ♦ ♦ Reconfiguration by simple firmware reprogrammation. ♦ ♦ Different packages already available: ♦ ♦ 16 outputs in « PATTERN » mode with 1 output being configurable in « PULSE » mode, ♦ ♦ 16 outputs in « PATTERN » mode with 8 outputs being configurable in « PULSE » mode, ♦ ♦ 16 outputs in « PULSE » mode only. A Versatile Equipement

Applications ♦ ♦ Laboratory Equipment synchronisation (PRBS, BERT,…). ♦ ♦ Functional check, debug : Ability to generate digital stimuli in order to simulate specific test conditions during conception… Applications

Codes CL06MIXTE08V0100 (software package) 16 outputs in « PATTERN » mode including 8 running in dual mode CL05PATGEN0200 PatternGenerator V2.0 Purchase codes CL06PULSE16V0100 (software package) 16 outputs running exclusively in « PULSE » mode CL06MIXTE01V0100 (software package) 16 outputs in «PATTERN » mode including 1 running in dual mode