A. Chilingarov, A. Weidberg, Bart Hommels PTP location studies – AUW 20/04/2010, DESY Punch-through location in ATLAS SCT sensors A.Chilingarov, Lancaster.

Slides:



Advertisements
Similar presentations
Chapter 6 – Parallel Circuits
Advertisements

A route for the flow of electricity that has elements of both parallel and series circuits, and also multiple batteries that mess with our heads!
Resistivity and Resistance
INTRODUCTION With this chapter, we begin the discussion of the basic op-amp that forms the cornerstone for linear applications; that is, the signal is.
BASIC BLOCKS : PASSIVE COMPONENTS 1. PASSIVE COMPONENTS: Capacitors  Junction Capacitors  Inversion Capacitors  Parallel Plate Capacitors Resistors.
Electronic Devices Ninth Edition Floyd Chapter 11.
Current Density and Drift Velocity Perfect conductors carry charge instantaneously from here to there Perfect insulators carry no charge from here to.
1 ISAT Module III: Building Energy Efficiency Topic 6:Stead-State Building Loads z Fabric Loss z Ventilation Loss z Environmental Temperature z Steady-State.
VOLTMETER LOADING EFFECTS
1 Chapter 5 Sensors and Detectors A detector is typically the first stage of a communication system. Noise in this stage may have significant effects on.
Magnetism The density of a magnetic field (number of magnetic lines passing through a given surface) is the magnetic flux: Units of flux are Webers. Tesla/m.
1 Chapter 27 Current and Resistance. 2 Electric Current Electric current is the rate of flow of charge through some region of space The SI unit of current.
Ideal Diode Model.
Electric Current and Direct-Current Circuits
Storey: Electrical & Electronic Systems © Pearson Education Limited 2004 OHT 13.1 Capacitance and Electric Fields  Introduction  Capacitors and Capacitance.
RESISTANCE. The resistance of a conductor is the ratio of the potential difference across it to the current flowing through it.
ENERGY CONVERSION ONE (Course 25741) CHAPTER NINE ….continued DC MOTORS AND GENERATORS.
ELECTRICITY & MAGNETISM
AP Physics C Montwood High School R. Casao
Lecture 12 Current & Resistance (2)
Bridging Theory in Practice Transferring Technical Knowledge to Practical Applications.
1 Calorimeter Thermal Analysis with Increased Heat Loads September 28, 2009.
Self-Inductance, RL Circuits
Charge collection studies on heavily diodes from RD50 multiplication run (update) G. Kramberger, V. Cindro, I. Mandić, M. Mikuž Ϯ, M. Milovanović, M. Zavrtanik.
Calorimeter Analysis Tasks, July 2014 Revision B January 22, 2015.
Study of Behaviour of n-in-p Silicon Sensor Structures Before and After Irradiation Y. Unno, S. Mitsui, Y. Ikegami, S. Terada, K. Nakamura (KEK), O. Jinnouchi,
Full-size ATLAS Sensor Testing On behalf of the ATLAS R&D group Development of n-in-p Silicon Sensors for very high radiation environment Jan Bohm Institute.
Status of the Low-Resistance (LowR) Strip Sensors Project CNM (Barcelona), SCIPP (Santa Cruz), IFIC (Valencia) Contact person: Miguel Ullán.
Current Electricity Parallel CircuitSeries Circuit.
ENE 311 Lecture 9.
Ohm’s Law Experiments show that for many materials, including most metals, the resistance remains constant over a wide range of applied voltages or currents.
Electrical characteristics of un-irradiated ATLAS07 mini strip sensors A.Chilingarov, Lancaster University ATLAS Tracker Upgrade UK Workshop Coseners House,
Evaluation of the Low Resistance Strip Sensors (Low-R) Fabricated at CNM CNM (Barcelona), SCIPP (Santa Cruz), IFIC (Valencia) Contact person: Miguel Ullán.
Current and Resistance FCI.  Define the current.  Understand the microscopic description of current.  Discuss the rat at which the power.
GG 450 Feb 27, 2008 Resistivity 2. Resistivity: Quantitative Interpretation - Flat interface Recall the angles that the current will take as it hits an.
Low Resistance Strip Sensors – RD50 Common Project – RD50/ CNM (Barcelona), SCIPP (Santa Cruz), IFIC (Valencia) Contact person: Miguel Ullán.
Using R =  L/A, R can be found using the ____________________________of a metal wire. In a circuit, R is defined for any device as the ratio of __________________.
Lecture 3: Bridge Circuits
Paul Dolejschi Progress of Interstrip Measurements on DSSDs SVD.
Punch-through protection in ATLAS SCT sensors A.Chilingarov, Lancaster University, UK Meeting on Investigations into the effect of beam splash on SCT Modules.
Phys102 Lecture 10 & 11 DC Circuits Key Points EMF and Terminal Voltage Resistors in Series and in Parallel Circuits Containing Resistor and Capacitor.
Punch through protection and p-stop ion concentration in HPK strip mini-sensors Jan Bohm, Institute of Physics ASCR, Prague Peter Kodys, Pavel Novotny,
Interstrip PT Updates John Wright. Introduction In DC PT tests it was previously assumed that PT occurred between the implant and the bias rail only,
Paul Dolejschi Characterisation of DSSD interstrip parameters BELLE II SVD-PXD Meeting.
Distortion of the CV characteristics by a high current A.Chilingarov, Lancaster University, UK Vidyo meeting
1 Updates on Punch-through Protection H. F.–W. Sadrozinski with C. Betancourt, A. Bielecki, Z. Butko, A. Deran, V. Fadeyev, S. Lindgren, C. Parker, N.
Static Surface Charges on Differently Passivated Silicon Strip Sensors Axel König, HEPHY11 th Trento Workshop, LPNHE Paris.
Best 3 Applications Involving in Zener Diode Working Functionality.
Chapter 7 The electronic theory of metal Objectives At the end of this Chapter, you should: 1. Understand the physical meaning of Fermi statistical distribution.
5-2-3 Analogue to Digital Converters (ADC). Analogue to Digital Conversion The process is now the opposite of that studied in Topic Now we wish.
Diode Circuit Analysis
Influence of humidity on the IV characteristics A.Chilingarov Lancaster University ATLAS SCT Week CERN,
OPERATING CHARACTERISTICS OF DC GENERATOR
DC bias circuit effects in CV measurements A.Chilingarov, D.Campbell Lancaster University, UK 9 th RD50 Workshop CERN,
HNC/D Engineering Science
Transistor Modelling A model is a combination of circuit elements, properly chosen, that best approximates the actual behaviour of a semiconductor device.
Lesson 11: Capacitors (Chapter 10) and Inductors (Chapter 11)
PES 1000 – Physics in Everyday Life
An extension of Ramo's theorem to include resistive elements
Pilot run – matrix measurements after first metal
CH 27 J Current Density and Drift Velocity Current and Resistance
Grid Pix Field Simulations and precision needed for a module
ConcepTest 17.1a Electric Potential Energy I
Tests of the irradiated ATLAS-12 sensors
Temperature distribution and deflection in a bimetal
CH 26 J Current Density and Drift Velocity Current and Resistance
Circuit Components.
CH 26 J Current Density and Drift Velocity Current and Resistance
PN-JUNCTION.
Solid State Electronics ECE-1109
Presentation transcript:

A. Chilingarov, A. Weidberg, Bart Hommels PTP location studies – AUW 20/04/2010, DESY Punch-through location in ATLAS SCT sensors A.Chilingarov, Lancaster University, UK B.Hommels, Cambridge University, UK A.Weidberg, Oxford University, UK Outline 1.Introduction 2.Electrical measurements 3.Thermal Imaging Studies 4.Conclusions 5.Appendix

A. Chilingarov, A. Weidberg, Bart Hommels PTP location studies – AUW 20/04/2010, DESY 1. Introduction The punch-through protection (PTP) in the p-in-n SCT sensors is more simple than that in the n-in-p Upgrade sensors and therefore should be easier to understand. On the one hand this understanding is important for predicting the SCT sensors behaviour under heavy flux of particles (e.g. during a beam splash). On the other hand it may shed a light on the puzzles observed in the PT operation of the Upgrade sensors (e.g. almost identical PT operation of the sensors with and without special PTP structures). 2

A. Chilingarov, A. Weidberg, Bart Hommels PTP location studies – AUW 20/04/2010, DESY 3 A  RbRb R str R dyn In a typical measurement a DC potential, U strip, is applied to the strip implant near bias resistor and the resulting current, I strip, is measured. The slope dU s /dI s gives an effective dynamic resistance, R eff, between the strip and the bias rail. In the above case the R eff consists of the bias resistor, R b, with R dyn + R str in parallel. Here R dyn is the dynamic resistance of the 8  m punch-through gap at the side opposite to the bias resistor (far side). Above the PT onset voltage R dyn decreases quickly with U strip. If the PT develops only at the far side, the strip implant resistance R str of ~ 500 k  should limit R eff at R b ||R str value of ~ 400k . Since the PT gap at the bias resistor side (near side) is ~30  m it was usually assumed that the PT develops mainly at the far side. The quoted gap dimensions are from Hamamatsu (courtesy of Nobu Unno). The photographs made recently at Cambridge confirmed a strong PTP gap asymmetry.

A. Chilingarov, A. Weidberg, Bart Hommels PTP location studies – AUW 20/04/2010, DESY SCT sensor strip Geometry: far side 4 All dimensions are in microns. End cap sensor, far side of the strip. Barrel sensor, far side of the strip.

A. Chilingarov, A. Weidberg, Bart Hommels PTP location studies – AUW 20/04/2010, DESY SCT sensor strip Geometry: near side 5 All dimensions are in microns. End cap sensor, near side of the strip. Barrel sensor, near side of the strip.

A. Chilingarov, A. Weidberg, Bart Hommels PTP location studies – AUW 20/04/2010, DESY 6 However it was long time known that the dynamic resistance in the PT measurements drops well below the expected saturation level of ~400 k . In this example the results are shown for 7 end-cap sensors of different types. There may be two possible explanation of such a behaviour. Either the strip implant resistance is much lower than the value of ~500 k  given by Hamamatsu (via Nobu Unno) or the PT develops also at the resistor side and with a similar onset voltage. To clarify this situation the dedicated measurements were performed recently with several barrel sensors which in contrast to the end-cap sensors allow the strip implant access at both sides of the strip.

A. Chilingarov, A. Weidberg, Bart Hommels PTP location studies – AUW 20/04/2010, DESY 2. Electrical measurements 7 To study the PT at the near and far side of the strip separately the strip edge opposite to that of the test voltage application was grounded. Corresponding curves are labelled as “far (near) only”. For reference purposes a standard measurement with the U strip applied at the near side with the far side floating was also made (“near&far” curve). For the U strip applied at the far side the initial plateau resistance is at 507 k  level in agreement with the expected implant resistance value. When the U strip is applied at the near side the plateau is at 1480 k  (representing R bias ) if the far edge is floating and at 387 k  for the far edge grounded (“near only” case). The latter number is close to 1480 k  || 507 k . Obviously the PT develops at both edges of the strip. Lancaster, December 2009

A. Chilingarov, A. Weidberg, Bart Hommels PTP location studies – AUW 20/04/2010, DESY 8 Subtracting the ohmic current U strip *R plateau from the total current allows calculation of the PT current. The results are shown for the same measurement configurations as in the previous slide. Surprisingly the PT onset for the near side alone (~9.5V) is lower than that for the far side alone (~11.5V) in spite of a much larger PT gap at the near side. For the “near&far” case the current follows exactly the pattern of “near only” current up to 11.5V where an additional contribution from the PT at the far side appears. By separate measurements it was proven that the PT current doesn’t “leak” to neighbouring strips but flows directly to the bias rail. The details of these measurements can be found in the Appendix to this talk. Lancaster, December 2009

A. Chilingarov, A. Weidberg, Bart Hommels PTP location studies – AUW 20/04/2010, DESY 3. Thermal Imaging Studies Geometry: Silicon plate: 60mm x 60mm x 0.3mm Heat source: 0.02mm x 0.02mm x 0.005mm, -- case mm x 0.02mm x 0.01mm, -- case mm x 0.02mm x 0.02mm, -- case 3 Loading conditions: Heat source total power: Watts. Boundary conditions: Applied convection coefficient of 2.5E-5 W/mm^2-C (still air) to the top face of Silicon plate. a: assume all other surfaces are adiabatic boundary condition. b: fixed temperature at other faces at 20 deg C. => Best-case temperature rise: 0.16K Results : Simulation of thermal excess as a result of PTP breakdown (S. Yang, Oxford):

A. Chilingarov, A. Weidberg, Bart Hommels PTP location studies – AUW 20/04/2010, DESY As the expected temperature rise due to PTP breakdown is tiny, the best place one could hope to observe it would be the far end, where the PTP gap is only 8µm. The IR imaging resolution has to match the gap size, as the proximity of metal surfaces will equalize any temperature excess. On the R bias side, thermal effects originating from the PTP gap will be obfuscated by the Poly-Si layer stacked on top of it. Attempts were made to confirm PTP using sensitive IR imaging equipment (thanks to G. Villani, RAL), at ~40x increased power dissipation. It was confirmed that measuring such a small thermal excess is a non-trivial affair, however.

A. Chilingarov, A. Weidberg, Bart Hommels PTP location studies – AUW 20/04/2010, DESY Conclusions 11 1.In the SCT sensors the punch-through happens at both edges of the strip. Therefore the PT current is not limited by the strip implant resistance of ~500 k . 2.Near the bias resistor the PT gap is several times larger than that at the opposite (far) side. Nevertheless the PT onset voltage at the near side is lower than at the far side. It would be very useful to understand the reasons for this. 3.The PT current doesn’t leak to neighbouring strip but flows directly to the bias rail. 3.It was found quite difficult to pin-point the PT location with the help of the infra-red camera.

A. Chilingarov, A. Weidberg, Bart Hommels PTP location studies – AUW 20/04/2010, DESY 5. Appendix: PT “leak” study 12 Lancaster, January 2010 The method is based on the interstrip resistance measurement technique. The potential called V master is applied to the implant of the strip 400 and the potential (called U slave ) induced at a neighbour strip is measured. The ratio R sm =U slave /V master is a measure of the current leak to the “slave” strip. Four consecutive V master scans from 1 to 23 V were made with the following strips used as the “slaves”: 399 (immediate neighbour), 427, 371, 399 once more. The master I-V curves show the PT above ~10 V.

A. Chilingarov, A. Weidberg, Bart Hommels PTP location studies – AUW 20/04/2010, DESY 13 Lancaster, January 2010 For V master ~20V the U slave is ~1mV i.e. R sm ~5* that shows good interstrip isolation. The relation between U slave and I master is in a good approximation linear. The slope is about the same for low I master, dominated by a current through the bias resistor, and high I master where the PT dominates. This means that the PT current doesn’t leak to the “slave” strip more than the normal ohmic current. The U slave induced on the immediate neighbour strip 399 doesn’t differ from that induced at the distant strips 427 and 371. This shows that it originates not from the leak between the strips but from a more general link e.g. via bias rail. The necessary parasitic resistance of ~ U slave /I master is ~10  that is small enough to be plausible.