RF Front End/ADC-DAC Device Technology Reliability (New) Description: we propose to study and characterize state-of-the-art high-speed ADCs and DACs for.

Slides:



Advertisements
Similar presentations
Page 1 Group/Presentation Title Agilent Restricted 8 January 2014 Remove this slide before customer presentation This is the slide set that should be used.
Advertisements

1 2 nd AMICSA Workshop – 1 & 2 September 2008 Linearity Performances Measurement of a Low Power 14-bit A / D Converter, tested in Representative Conditions.
1Copyright © 2005 InfoGard Laboratories Proprietary 2005 Physical Security Conference Physical Security 101 Tom Caddy September 26, 2005.
SIGNAL PROCESSING WITH ANALOG CIRCUIT Chun Lo. Analog circuit design  Main disadvantage: low precision  Due to mismatch in analog circuit components.
High Speed Analog Serialization EECS 713 Michael Blecha.
Oscilloscope Watch Teardown. Agenda History and General overview Hardware design: – Block diagram and general overview – Choice of the microcontroller.
1 Fully Digital HF Radios Phil Harman VK6APH Dayton Hamvention – 17 th May 2008.
Storey: Electrical & Electronic Systems © Pearson Education Limited 2004 OHT 26.1 Data Acquisition and Conversion  Introduction  Sampling  Signal Reconstruction.
Built-In Self-Test for Radio Frequency System-On-Chip Bruce Kim The University of Alabama.
CMOS VLSIAnalog DesignSlide 1 CMOS VLSI Analog Design.
1 Automatic Meter Reading in Electronic Power Measurement Proposal based on AMR 2000.
LEAD-FREE SOLDER (Continuation of an FY08 Task) Description:FY09 Plans: -Reliability data on lead-free solder applications for various part lead finishes.
FY12 Optical Fiber Standards (Continuation - Optoelectronics) Continue collaboration with ESA/CNES/AFRL/JEDEC to formulate, lead and provide guidance with.
1 QUARTERLY TECHNICAL PROGRESS REVIEW TASK TITLE:Reliability of Pb-free solder alloy study SUBTITLE:Hand soldering process of Sn/Ag alloy QUARTER:4 FY02.
DSP Techniques for Software Radio DSP Front End Processing Dr. Jamil Ahmad.
Graduate Category: Engineering and Technology Degree Level: Ph.D. Abstract ID# 122 On-Chip Spectral Analysis for Built-In Testing and Digital Calibration.
1 Quarterly Technical Report 1 for Pittsburgh Digital Greenhouse Kyusun Choi The Pennsylvania State University Computer Science and Engineering Department.
1 5. Application Examples 5.1. Programmable compensation for analog circuits (Optimal tuning) 5.2. Programmable delays in high-speed digital circuits (Clock.
Towards a Detector Control System for the ATLAS Pixeldetector Susanne Kersten, University of Wuppertal Pixel2002, Carmel September 2002 Overview of the.
Filters and Delta Sigma Converters
NASA UPN JPL Project #: NEPP QUARTERLY PROGRESS REVIEW TASK TITLE: Tantalum Polymer Capacitors YEAR: 2 nd Qtr FY05 COORDINATING.
Data Acquisition Systems
By : Anand Yadav. What is Zigbee?  The CC2520 is Texas Instrument’s second generation ZigBee/IEEE RF transceiver for the 2.4 GHz unlicensed.
Summary Thus far we have: ECE 4710: Lecture #39
The World Leader in High-Performance Signal Processing Solutions Unprecedented Low Noise and Low Distortion High-Speed Op Amp AD8099.
Picture-perfect ultrasound TI’s analog front end solutions for used in ultrasound applications.
World Class Standards Footer text (edit in View : Header and Footer) Software Defined Radio ETSI © ETSI All rights reserved ITU Workshop.
XFEL The European X-Ray Laser Project X-Ray Free-Electron Laser Dariusz Makowski, Technical University of Łódź LLRF review, DESY, 3-4 December 2007 Advanced.
JPL’s Commercial Off-The-Shelf (COTS) Program
ETDP IPPW-6: Extreme Environments In-situ Cryogenic Single-Event Effects Testing of High-Speed SiGe BiCMOS Devices 6 th International Planetary Probe Workshop.
1 Basic MOS Device Physics. 2 Why Analog Circuits? DSP algorithms were predicted to replace all analog blocks with the flexibility in silicon implementation.
06-032b Optoelectronics for Space Environments Cost There are no procurements to impact Schedule There are no major schedule dependencies Technical Only.
1 st AMICSA Workshop – 2 & 3 October Evaluation of a 12 bits Video Processor for Space Application J.-Y. Seyler, F. Malou, G. Villalon ( CNES, Toulouse.
1 Data simulations / Community challenges Stephan Birkmann / Jeff Valenti.
Alexei SemenovGeneric Digitizer Generic Digitizer 10MHZ 16 bit 6U VME Board.
29 May 2008 Exploration Technology Development Program’s Radiation Hardened Electronics for Space Environments (RHESE) Andrew S. Keys, James H. Adams,
Accelerated Long Range Traverse (ALERT) Paul Springer Michael Mossey.
Communication, Navigation, and Networking reConfigurable Testbed (CoNNeCT): An International Space Station National Lab Ann P. Over Project Manager NASA.
Why Data Conversion? Real world is analog Mostly, communication and computation is digital Need a component to convert analog signals to digital (ADC)
Temperature Signal Simulator Sponsor: Emerson- Kent Burr Advisor- Dr. Semih Aslan Group: NPPH(2.4) Victor Pinones, Taylor Nash, Rey Perez, and Travis Howell.
Technical Report High Speed CMOS A/D Converter Circuit for Radio Frequency Signal Kyusun Choi Computer Science and Engineering Department The Pennsylvania.
Dual-Use Wideband Microphone System
Pipelined ADC We propose two variants: low power and reliability optimized A. Gumenyuk, V. Shunkov, Y. Bocharov, A. Simakov.
Data Converters Home Selection Tables Signal chains Application Notes Seminars and Presentations Analog Devices Data Converters History Recommended Reading.
1 The Link-On-Chip (LOC) Project at SMU 1.Overview. 2.Status 3.Current work on LOCs6. 4.Plan and summary Jingbo Ye Department of Physics SMU Dallas, Texas.
Cost Primarily Agency coordination Schedule Basic infrastructure is already in place Technical Data will be what Industry is currently using Programmatic.
Improved Surge Step Stress Testing of Tantalum Capacitors 1. For Ta capacitor manufacturer: Selection of tantalum capacitors with different types and constructions.
R2E Availability October 17 th 2014 ADC and Common development options G. Spiezia.
2/June/2009LHCb Upgrade1 Single ended ADC Differential ADC –Convert single ended signal to differential (use AD8138 amp) –ASIC differential output ADC.
Standard electronics for CLIC module. Sébastien Vilalte CTC
Technical Report 4 for Pittsburgh Digital Greenhouse High Speed CMOS A/D Converter Circuit for Radio Frequency Signal Kyusun Choi Computer Science and.
Proposal for ESS DTL Roadmap. Divide Into Four Phases 1.Conceptual Design Phase (In progress) 2.Technical Design Phase 3.Prototyping Phase 4.Construction.
NASA UPN: JPL Project: JPL Task # QUARTERLY TECHNICAL PROGRESS REVIEW TASK TITLE:Sensor Technology QUARTER:2 FY05 COORDINATING.
CONTENTS: 1.Abstract. 2.Objective. 3.Block diagram. 4.Methodology. 5.Advantages and Disadvantages. 6.Applications. 7.Conclusion.
CHAPTER 20 OPERATIONAL AMPLIFIERS (OP-AMPS). Introduction to operational amplifiers Symbol and Terminals.
By. Jadhav Avinash J Roll no - 2K13E11. Reference: Hewlett Packard Agilent Technology Wikipedia GwINSTEK.
Characterization of Monolithic Flip Chip Column Grid Array Packaging with Underfill (New) Description:FY08 Plans: Schedule/Costs: NASA and Non-NASA Organizations/Procurements:
1 BROOKHAVEN SCIENCE ASSOCIATES Conventional Facilities Schedule Steve Sawch Asst. Director, Construction Management CF Advisory Committee Review of the.
LFB, LLRF, TFB update Alessandro Drago XIII SuperB General Meeting Isola d’Elba, 5/30-6/
CI Lecture Series Summer 2010 An Overview of IQ Modulation and Demodulation Techniques for Cavity LLRF Control.
Feedback Systems Update Alessandro Drago SuperB General Meeting Perugia June 2009.
Schedule… ECEN 301 Discussion #24 – DAC Date Day Class No. Title
ADC,DAC and sensor interface
High-Voltage Supply Requirements Review
Introduction.
Calorimeter Upgrade Meeting
Ultra-Low-Voltage UWB Baseband Processor
SIS20:A CMOS ASIC for SOLAR IRRADIANCE SENSORS in MARS SURFACE
ANALOG VS DIGITAL Analog devices and systems: Process analog signals (time-varying signals that can take any value across a continuous range known as dynamic.
♪ Embedded System Design: Synthesizing Music Using Programmable Logic
Presentation transcript:

RF Front End/ADC-DAC Device Technology Reliability (New) Description: we propose to study and characterize state-of-the-art high-speed ADCs and DACs for use in RF front end space applications, and to identify the technical risks and mitigation techniques. state-of-the art ADC and DAC technologies will be surveyed and evaluated. state-of-the art ADC and DAC will be characterized vs temperature voltage and signal dynamics Motivation and Benefits Modern RF systems interface directly to baseband, removing IF components and moving ADC and DAC as close as possible to the RF input. This requires high-speed and high dynamic range ADCs and DACs. Currently available space-qualified ADCs and DACs have limited speed, performance and radiation tolerance The motivation is to understand and address the technology and reliability challenges necessary to enable confident use of key SoA ADC and DAC devices in space RF front end applications. Deliverables: ADC/DAC technology & reliability report ADC temp, rad characterization test report DAC temp, rad characterization test report ADC/DAC Device Technology ’07 final report Schedule/Costs FY08 Plans: survey currently available > 50MSPS ADC/DAC technologies performance parameters footprint, materials and construction reliability data radiation tolerance perform automated ADC_DAC reliability tests power consumption vs. temp & radiation gain temperature coefficient signal to Noise ratio vs. temp & radiation effective number of bits vs. temp & radiation non-linearity vs. temp & radiation CL SEI image Benefits these planned NASA missions: Juno, Europa NASA and Non-NASA Organizations/Procurements ADC and DAC devices and test hardware will be procured at total cost of less than $ Total Full-Cost = $ Lead Center/PI: JPL, James Skinner Center Funding Split: JPL – CL image Par-4