Application: For high SNR and SFDR, such as xDSL and Hi-Fi audio. Preferred architecture: Multi-bit ∆ΣM (Delta-Sigma Modulator). Problem: Nonlinear DAC.

Slides:

Advertisements

Similar presentations

Calice Meeting – Prague September 12 th Design of a 16 bit  DAC for ECAL calibration Status report D. Dzahini, L. Gallin-Martel, O. Rossetto,

Advertisements

Analogue to Digital Conversion (PCM and DM)

©Alex Doboli 2006  Analog to Digital Converters Alex Doboli, Ph.D. Department of Electrical and Computer Engineering State University of New York at.

The Design of a Delta Sigma Modulator Presented by: Sameh Assem Ibrahim 24-July-2003.

Sampling and quantization Seminary 2. Problem 2.1 Typical errors in reconstruction: Leaking and aliasing We have a transmission system with f s =8 kHz.

Fischer 08 1 Analog to Digital Converters Nyquist-Rate ADCs  Flash ADCs  Sub-Ranging ADCs  Folding ADCs  Pipelined ADCs  Successive Approximation.

System Aspects of ADC Design

Pixel-level delta-sigma ADC with optimized area and power for vertically-integrated image sensors 1 Alireza Mahmoodi and Dileepan Joseph University of.

DNC, GEC & Non-linear Interpolation DNC, GEC & Non-linear interpolation A Review of ”A Digitally Enhanced 1.8V 15-bit 40-MSample/s CMOS.

Spring 2007W. Rhett DavisNC State UniversityECE 747Slide 1 ECE 747 Digital Signal Processing Architecture SoC Lecture – Working with Analog-to-Digital.

RMO4C-2 A Low-Noise 40-GS/s Continuous-Time Bandpass ΔΣ ADC Centered at 2 GHz Theo Chalvatzis and Sorin P. Voinigescu The Edward S. Rogers Sr. Department.

Real time DSP Professors: Eng. Julian S. Bruno Eng. Jerónimo F. Atencio Sr. Lucio Martinez.

MICAS Department of Electrical Engineering (ESAT) AID–EMC: Low Emission Digital Circuit Design Status of the “Digital EMC project” Junfeng Zhou Wim Dehaene.

Ultra Low Power PLL Implementations Sudhanshu Khanna ECE

– 1 – Data Converters Data Converter BasicsProfessor Y. Chiu EECT 7327Fall 2014 Data Converter Basics.

A System Level Design for a Bluetooth Front-end Receiver Group #789 Supervisor Angela Lin Shekar Nethi Shadi Tawfik Jan H. Mikkelsen January 9, 2004 AALBORG.

A Digitally Programmable Polyphase Filter for Bluetooth By Hussain Alzaher & Noman Tasadduq King Fahd University of Petroleum & Minerals KFUPM, Department.

Neurotransmitters and their Detection Introduction Design Testing Application Conclusion.

Department of Electrical and Computer Engineering System-Level Simulation for Continuous-Time Delta-Sigma Modulator in MATLAB SIMULINK MATTHEW WEBB, HUA.

Why prefer CMOS over CCD? CMOS detector is radiation resistant Fast switching cycle Low power dissipation Light weight with high device density Issues:

Design Goal Design an Analog-to-Digital Conversion chip to meet demands of high quality voice applications such as: Digital Telephony, Digital Hearing.

Polar Loop Transmitter T. Sowlati, D. Rozenblit, R. Pullela, M. Damgaard, E. McCarthy, D. Koh, D. Ripley, F. Balteanu, I. Gheorghe.

Bandpass Sigma-Delta Modulator Michael Vincent Brian McKinney ECEN5007.

– 1 – Data ConvertersDACProfessor Y. Chiu EECT 7327Fall 2014 DAC Architecture.

A CMOS Low Power Current-Mode Polyphase Filter By Hussain Alzaher & Noman Tasadduq King Fahd University of Petroleum & Minerals KFUPM, Department of Electrical.

The World Leader in High Performance Signal Processing Solutions Audio ADC/DACs Primer David Hossack.

NA62 front end architecture and performance Jan Kaplon/Pierre Jarron.

Sigma Delta A/D Converter SamplerModulator Decimation Filter x(t) x[n]y[n] Analog Digital fsfs fsfs 2 f o 16 bits e[n] Over Sampling Ratio = 2f o is Nyquist.

Department of Electrical & Computer Engineering 1 ES585a - Computer Based Power System Protection Course by Dr.T.S.Sidhu - Fall 2005 Class discussion presentation.

EE 445S Real-Time Digital Signal Processing Lab Spring 2014 Lecture 11 Data Conversion Slides by Prof. Brian L. Evans, Dept. of ECE, UT Austin, and Dr.

A 10 bit,100 MHz CMOS Analog- to-Digital Converter.

BY MD YOUSUF IRFAN.  GLOBAL Positioning System (GPS) receivers for the consumer market require solutions that are compact, cheap, and low power.  This.

Alessandra Pipino – XXIX cycle

FE8113 ”High Speed Data Converters”

Analog Circuit Design Techniques at 0.5 V Shouribrata Chatterjee Department of Electrical Engineering, Indian Institute of Technology Delhi.

Experimental results obtained from a 1.6 GHz CMOS Quadrature Output PLL with on-chip DC-DC Converter Owen Casha Department of Micro & Nanoelectronics University.

L. Gallin-Martel, D. Dzahini, F. Rarbi, O. Rossetto

DOLPHIN INTEGRATION TAMES-2 workshop 23/05/2004 Corsica1 Behavioural Error Injection, Spectral Analysis and Error Detection for a 4 th order Single-loop.

1HSSPG Georgia Tech High Speed Image Acquisition System for Focal-Plane-Arrays Doctoral Dissertation Presentation by Youngjoong Joo School of Electrical.

A 30-GS/sec Track and Hold Amplifier in 0.13-µm CMOS Technology

Filters and Delta Sigma Converters

PreAmp with 2nd order highpass and differential output pulser 3rd order lowpass.

S.Manen– IEEE Dresden – Oct A custom 12-bit cyclic ADC for the electromagnetic calorimeter of the International Linear Collider Samuel.

J. Chan-Wai, B. Lawrence, V. Proulx

A 2-GHz Direct Sampling ΔΣ Tunable Receiver with 40-GHz Sampling Clock and on-chip PLL T. Chalvatzis 1, T. O. Dickson 1,2 and S. P. Voinigescu 1 1 University.

A 1V 14b Self-Timed Zero- Crossing-Based Incremental ΔΣ ADC[1] Class Presentation for Custom Implementation of DSP By Parinaz Naseri Spring

GMSK - Gaussian Minimum Shift Keying

DAC5688 EVM testing. DAC5688 EVM Equipments 2x Signal Generator with 1GHz output 1x Spectrum analyzer 3x rail power supply with 1.8V, 3.3V, and 5V 4x.

Adviser : Hwi-Ming Wang Student : Wei-Guo Zhang Date : 2009/7/14

12/14/2010Sophia University Solid –State Circuits & Devices Laboratory 1 A low-power delta-sigma modulator using dynamic-source-follower integrators Ryoto.

Lecture 5: Oversampling and Noise Shaping XILIANG LUO 2014/10.

Technical Report High Speed CMOS A/D Converter Circuit for Radio Frequency Signal Kyusun Choi Computer Science and Engineering Department The Pennsylvania.

DSL lines diagnostics - Parameters of analog part of xDSL transceiver Access Networks 2010/11 Ľ. Maceková, KEMT- FEI – TU - Košice.

THERMAL NOISE ESTIMATION IN SWITCHED-CAPACITOR CIRCUITS

Outline Abstract Introduction Bluetooth receiver architecture

Delay-based Spread Spectrum Clock Generator Subramaniam Venkatraman Matthew Leslie University of California, Berkeley EE 241 Final Presentation May 9 th.

Technical Report 4 for Pittsburgh Digital Greenhouse High Speed CMOS A/D Converter Circuit for Radio Frequency Signal Kyusun Choi Computer Science and.

Wei-chih A Low-Voltage Low-Power Sigma-Delta Modulator for Broadband Analog-to-Digital Conversion IEEE Journal Of Solid-state Circuits, Vol. 40, No. 9,

G.F. Tassielli - SuperB Workshop XI LNF1/11 02/12/2009 Status report on CLUster COUnting activities G. F. Tassielli on behalf of CLUCOU group SuperB Workshop.

Lifecycle from Sound to Digital to Sound. Characteristics of Sound Amplitude Wavelength (w) Frequency ( ) Timbre Hearing: [20Hz – 20KHz] Speech: [200Hz.

Presented by Ken Chan Prepared by Ken Chan

S-D analog to digital conversion

Analog to Digital Converters

Device noise Capacitors do not generate noise

Σ-D Analog to Digital Converter for CMOS Image Sensors Nonu Singh (RIT, MicroE Co-Op) Background After fabricating an imaging sensor it needs to be characterized.

Chapter 2 Signal Sampling and Quantization

Oversampling A/D Conversion

Test Results for the CT Sigma-Delta Modulator

Software Defined Radio

Presentation transcript:

Application: For high SNR and SFDR, such as xDSL and Hi-Fi audio. Preferred architecture: Multi-bit ∆ΣM (Delta-Sigma Modulator). Problem: Nonlinear DAC in the feedback loop degrades the performance. A 94dB SFDR 78dB DR 2.2MHz BW Multi-bit Delta-Sigma Modulator with Noise Shaping DAC Existing solution  Pros: DEM randomizes the mismatch in DAC and spread the energy of the toned noise to the entire band. Thus, the nonlinearity is improved and the SFDR is increased.  Cons: The spread noise increases the noise floor, and hence the in-band noise power. SNR of the  M is degraded.  In conclusion: The DEM improves SFDR, but degrades SNR. In other words, it trades SNR for SFDR. Nonlinear DAC

 1 st -order shaping to DAC noise  DEM reduces tones  Noise shaping DAC or NSDEM improves both SFDR and SNR Proposed Lowpass  M with Noise Shaping DAC Differentiator Accumulator U(z) V(z) H D (z) Quantizer DAC with NSDEM DAC Noise D(z) Quantiazation Noise Q(z) H(z) DEM H I (z) DAC + H D (z) 5th-order 4-bit Quan. lowpass  M with NSDEM H I (z) DEM (PDWA) Quantizer H(z) – loop filter

94dB Signal Bandwidth2.2MHz Clock Frequency35.2MHz SFDR / DR94dB / 78dB Peak SNR / SNDR77dB / 69dB Input Range5.04V pp (differential) Power 3.3V Supply Technology0.35μm CMOS Noise floor is limited by switches thermal noise of input signal path  No input signal  DAC thermal noise is shaped  Reference noise is also shaped NSDEM is off NSDEM is on  Unlike most of the existing DEMs that trade SNR for SFDR.  NSDEM improves both DAC SFDR and SNR.  NSDEM shapes the inherent DAC thermal noise.  Fabricated  M chip meets the specification for ADSL2+.