전자의료시스템 및 실습 ADC 구 환 경희대학교 전자정보대학 동서의료공학과. Analog-to-Digital Converter(ADC) Description - 아날로그 신호를 디지털 신호로 변경 - 중요한 요소 1. Sampling time 아날로그 신호의 시간 축으로.

Slides:

Advertisements

Similar presentations

Analog to Digital Conversion (ADC)

Advertisements

Mark Neil - Microprocessor Course 1 Device Drivers – Digital Voltmeter.

Microcontroller based system design Asst. Prof. Dr. Alper ŞİŞMAN.

Digital Control Systems INTRODUCTION. Introduction What is a control system? Objective: To make the system OUTPUT and the desired REFERENCE as close as.

Analog to Digital Conversion

Digital-to-Analog & Analog-to-Digital Conversion BJ Furman 17APR2014.

Analog to Digital Conversion. 12 bit vs 16 bit A/D Card Input Volts = A/D 12 bit 2 12 = Volts = Volts = 2048 −10 Volts = 0 Input Volts.

Kuliah Mikrokontroler AVR Comparator AVR Eru©September 2009 PENS.

Analog Comparator Positive input chooses bet. PB2 and Bandgap Reference. Negative input chooses bet. PB3 and the 8 inputs of the A/D. ACME= Analog Comparator.

AD Converter UNIT 19 로봇 SW 교육원 조용수. 학습 목표 AD Converter AD Converter Register 2.

Analog to Digital Converter

Design and Implementation a 8 bits Pipeline Analog to Digital Converter in The Technology 0.6 μm CMOS Process Eri Prasetyo.

Slides created by: Professor Ian G. Harris Inputs and Outputs PIC Vcc RA3 RA4 RA5  Make an LED toggle state when button is pressed  Need to read RA3,

1 Analog-to-Digital Converter (ADC). 2 ADC Features (1/3) ADC conversion rate 1 MHz and 12-bit resolution – 1µs conversion time at 56 MHz – 1.17µs conversion.

Lecture 10 A/D and D/A converter for Digital Filter Prof. C.M Kyung.

6 - 1 Texas Instruments Incorporated Module 6 : Analogue Digital Converter C28x 32-Bit-Digital Signal Controller TMS320F2812.

ECT 357 Ch 10 Analog to Digital COnversion. Today’s Quote: It’s better to die with a good name than to live with a bad one. It’s better to die with a.

Analog-to-Digital Converter (ADC)

Discussion #25 – ADCECEN 3011 Conversion Mosiah 5:2 2 And they all cried with one voice, saying: Yea, we believe all the words which though has spoken.

Analog to Digital Converters (ADC)

D SP InputDigital Processing Output Algorithms Typical approach to DASP systems development Algorithms are in the focus at development of any digital signal.

EET260: A/D and D/A converters

Analog-to-Digital Converters

Analog-to-Digital Converters Lecture L11.2 Section 11.3.

Data Acquisition. Data Acquisition System Analog Signal Signal Conditioner ADC Digital Processing Communication.

KyungHee Univ. 2-0 Parallel Port LCD Interface with the HD44780 Controller.

Data Converters ELEC 330 Digital Systems Engineering Dr. Ron Hayne

1 Kyung Hee University Signals 2 3. 신호 (Signals) 3.1 아날로그와 디지털 (Analog and Digital) 3.2 아날로그 신호 (Analog signals) 3.3 디지털 신호 (Digital signals) 3.4 Analog.

© The McGraw-Hill Companies, Inc McGraw-Hill 1 PRINCIPLES AND APPLICATIONS OF ELECTRICAL ENGINEERING THIRD EDITION G I O R G I O R I Z Z O N I 15.

Astable: Having no stable state. An astable multivibrator oscillates between two quasistable states. Asynchronous Having no fixed time relationship Bistable.

Status Report Atsushi Nukariya. FPGA training course ・ I solved 15 problems which are proposed by Uchida-san. ・ I used above circuit board. FPGA.

전자의료시스템 및 실습 Timer 구 환 경희대학교 전자정보대학 동서의료공학과. Contents Event Manager(EV) - Block diagram - Pins - Address of registers - General Purpose Timer Block diagram.

ELE2MIC Lecture 21 The AVR Sleep Modes ATMEGA128’s Analog to Digital Converter –Features –Block Diagram –Clock Source –Input Sources –Interrupts –BandGap.

Revised: Aug 1, ECE 263 Embedded System Design Lessons HC12 Analog-to-Digital (ATD) Converter System.

Chapter 4 Digital Transmission.

전자의료시스템 및 실습 PWM 구 환 경희대학교 전자정보대학 동서의료공학과. PWM Description - PWM(Pulse Width Modulation) - 일정한 전압에 일정한 주기를 갖는 펄스 열에서 High 레벨의 펄스 폭 이 사용자가 지정한 값으로 바뀌는.

PWM UNIT 17 로봇 SW 교육원 조용수. 학습 목표 PWM PWM Register 2.

컴퓨터 Field II 소프트웨어를 이용하여 모사 실험하기.

1 Kyung Hee University Digital Transmission. 2 Kyung Hee University 4 장 Digital Transmission 4.1 Line Coding 4.2 Block Coding 4.3 Sampling 4.4 Transmission.

Counter/Timer/PWM. incoming Lab. Counter counter is a device which stores the number of times a particular event or process has occurred synchronous/asynchronous.

Renesas Electronics Corporation © 2010 Renesas Electronics America Inc. All rights reserved. RX 12 Bit Analog-to-Digital Converter A Rev /1/10.

Data Acquisition ET 228 Chapter 15 Subjects Covered Analog to Digital Converter Characteristics Integrating ADCs Successive Approximation ADCs Flash ADCs.

APS-2 Single Pixel Test 7 February 2008 V. Suntharalingam  The Pattern file to capture data from a 256x256 array was modified to address only one pixel.

The Silicon Laboratories C8051F020

1 Data-Converter Circuits A/D and D/A Chapter 9 1.

The pin of ADC  12-bit ADC core with built-in dual sample- and-hold  Simultaneous sampling or sequential sampling modes  Analog input: 0 V to 3 V.

IT-101 Section 001 Lecture #9 Introduction to Information Technology.

By James Cockrell and Justin Loveless

Microcontroller based system design Asst. Prof. Dr. Alper ŞİŞMAN.

ECE 2799 Electrical and Computer Engineering Design ANALOG to DIGITAL CONVERSION Prof. Bitar Last Update:

HCC Derived Clocks. Generated Clocks The HCC generates two clocks from the ePLL 160 MHz clocks and the chip 40 MHz clock, used as a reference: An 80 MHz.

Chap 5. Registers and Counters

1 Kyung Hee University Prof. Choong Seon HONG Signals.

Dept. of Biomed. Eng.BME302: Medical InstrumentationKyung Hee Univ. 1 최법경 Biomedical Instrumentation Report 최법경.

0808/0809 ADC. Block Diagram ADC ADC0808/ADC Bit μP Compatible A/D Converters with 8-Channel Multiplexer The 8-bit A/D converter uses successive.

ADC 1 Analog to Digital Converter. ADC 2 ADC Features n General Features -Supports 8 or 10-bit resolution Modes, -Track period fully programmable up to.

Machine Vision The goal of Machine Vision is to create a model of the real world from images – A machine vision system recovers useful information about.

EE 319K Introduction to Embedded Systems

Digital-to-Analog Analog-to-Digital

Analog Comparator An analog comparator is available on pins PE2(AIN0), PE3(AIN1) The comparator operates like any other comparator. -when (+) exceeds (-)

Interrupt Source: under

Reset Sources and Watchdog Timer

ADC, DAC, and Sensor Interfacing

Latches and Flip-flops

ADC, DAC, and Sensor Interfacing

전자의료시스템 및 실습 System Configuration/Interrupt

Digital Signal Processing

CBETA bunch pattern and BPM trigger generator Version 2

Presentation transcript:

전자의료시스템 및 실습 ADC 구 환 경희대학교 전자정보대학 동서의료공학과

Analog-to-Digital Converter(ADC) Description - 아날로그 신호를 디지털 신호로 변경 - 중요한 요소 1. Sampling time 아날로그 신호의 시간 축으로 얼마나 조밀한 간격으로 아날로그 값을 디지털 값으로 변화시킬 것인가를 결정하는 단위 f s >= 2*f max 2. Quantization level 아날로그 신호의 신호 크기 축으로 얼마나 조밀한 간격으로 디지 털 값을 바꿀 것인가를 결정하는 단위 ex) 8 bit 의 경우 2 8 = 256 단계 2007 Summer SeminarImpedance Imaging Research Center, Kyung Hee University, Suwon, South Korea

2007 Summer SeminarImpedance Imaging Research Center, Kyung Hee University, Suwon, South Korea

2007 Summer SeminarImpedance Imaging Research Center, Kyung Hee University, Suwon, South Korea

2007 Summer SeminarImpedance Imaging Research Center, Kyung Hee University, Suwon, South Korea

Comparison of Single and Cascaded Operating Modes 2007 Summer SeminarImpedance Imaging Research Center, Kyung Hee University, Suwon, South Korea

2007 Summer SeminarImpedance Imaging Research Center, Kyung Hee University, Suwon, South Korea

2007 Summer SeminarImpedance Imaging Research Center, Kyung Hee University, Suwon, South Korea

2007 Summer SeminarImpedance Imaging Research Center, Kyung Hee University, Suwon, South Korea

2007 Summer SeminarImpedance Imaging Research Center, Kyung Hee University, Suwon, South Korea

2007 Summer SeminarImpedance Imaging Research Center, Kyung Hee University, Suwon, South Korea

Input Trigger Description Description - SOC(Start Of Conversion): ADC 시작 신호 - 변환이 시작되면 SOC SEQn bit 는 자동으로 clear 된다. - 현재 동작 중에 SOC 신호가 발생하면, SOC SEQn bit 가 set 되고, 한 번더 SOC 가 들어오게 되면 두 번째 것은 무시된다. - 한 번 변환이 시작되면 중간에 멈출 수는 없다. 약속된 변환이 끝나 거나 reset 을 이용해서만 변환이 멈출 수 있다. - Cascaded mode 에서는 SEQ1 만 사용된다 Summer SeminarImpedance Imaging Research Center, Kyung Hee University, Suwon, South Korea

2007 Summer SeminarImpedance Imaging Research Center, Kyung Hee University, Suwon, South Korea

2007 Summer SeminarImpedance Imaging Research Center, Kyung Hee University, Suwon, South Korea

2007 Summer SeminarImpedance Imaging Research Center, Kyung Hee University, Suwon, South Korea

2007 Summer SeminarImpedance Imaging Research Center, Kyung Hee University, Suwon, South Korea

ADC Clock Pre-scaler(1) 2007 Summer SeminarImpedance Imaging Research Center, Kyung Hee University, Suwon, South Korea

ADC Clock Pre-scaler(2) 2007 Summer SeminarImpedance Imaging Research Center, Kyung Hee University, Suwon, South Korea

2007 Summer SeminarImpedance Imaging Research Center, Kyung Hee University, Suwon, South Korea

2007 Summer SeminarImpedance Imaging Research Center, Kyung Hee University, Suwon, South Korea

2007 Summer SeminarImpedance Imaging Research Center, Kyung Hee University, Suwon, South Korea

2007 Summer SeminarImpedance Imaging Research Center, Kyung Hee University, Suwon, South Korea

2007 Summer SeminarImpedance Imaging Research Center, Kyung Hee University, Suwon, South Korea

2007 Summer SeminarImpedance Imaging Research Center, Kyung Hee University, Suwon, South Korea

2007 Summer SeminarImpedance Imaging Research Center, Kyung Hee University, Suwon, South Korea

Reference Voltage Bit Selection 2007 Summer SeminarImpedance Imaging Research Center, Kyung Hee University, Suwon, South Korea

2007 Summer SeminarImpedance Imaging Research Center, Kyung Hee University, Suwon, South Korea

2007 Summer SeminarImpedance Imaging Research Center, Kyung Hee University, Suwon, South Korea

2007 Summer SeminarImpedance Imaging Research Center, Kyung Hee University, Suwon, South Korea

2007 Summer SeminarImpedance Imaging Research Center, Kyung Hee University, Suwon, South Korea

2007 Summer SeminarImpedance Imaging Research Center, Kyung Hee University, Suwon, South Korea

2007 Summer SeminarImpedance Imaging Research Center, Kyung Hee University, Suwon, South Korea

2007 Summer SeminarImpedance Imaging Research Center, Kyung Hee University, Suwon, South Korea

2007 Summer SeminarImpedance Imaging Research Center, Kyung Hee University, Suwon, South Korea

2007 Summer SeminarImpedance Imaging Research Center, Kyung Hee University, Suwon, South Korea

2007 Summer SeminarImpedance Imaging Research Center, Kyung Hee University, Suwon, South Korea

2007 Summer SeminarImpedance Imaging Research Center, Kyung Hee University, Suwon, South Korea

2007 Summer SeminarImpedance Imaging Research Center, Kyung Hee University, Suwon, South Korea

2007 Summer SeminarImpedance Imaging Research Center, Kyung Hee University, Suwon, South Korea

2007 Summer SeminarImpedance Imaging Research Center, Kyung Hee University, Suwon, South Korea

2007 Summer SeminarImpedance Imaging Research Center, Kyung Hee University, Suwon, South Korea

2007 Summer SeminarImpedance Imaging Research Center, Kyung Hee University, Suwon, South Korea

2007 Summer SeminarImpedance Imaging Research Center, Kyung Hee University, Suwon, South Korea

ADC Conversion Clock Cycles 2007 Summer SeminarImpedance Imaging Research Center, Kyung Hee University, Suwon, South Korea

2007 Summer SeminarImpedance Imaging Research Center, Kyung Hee University, Suwon, South Korea