Intraship Integration Control Instructor: TV Prabakar.

Slides:



Advertisements
Similar presentations
Computer Systems & Architecture Lesson 2 4. Achieving Qualities.
Advertisements

Networking at Home and Abroad
The google file system Cs 595 Lecture 9.
1 CONGESTION CONTROL. 2 Congestion Control When one part of the subnet (e.g. one or more routers in an area) becomes overloaded, congestion results. Because.
CS-334: Computer Architecture
REDUNDANT ARRAY OF INEXPENSIVE DISCS RAID. What is RAID ? RAID is an acronym for Redundant Array of Independent Drives (or Disks), also known as Redundant.
VLV T – Workshop 2003 C. A. Nicolau – VLV T - Amsterdam 5-8 October 2003 A 200-MHz FPGA based PMT acquisition electronics for NEMO experiment Read Out.
CSC 4250 Computer Architectures December 8, 2006 Chapter 5. Memory Hierarchy.
Priority Queuing Achieving Flow ‘Fairness’ in Wireless Networks Thomas Shen Prof. K.C. Wang SURE 2005.
Chapter 19: Network Management Business Data Communications, 4e.
S.W.A.T (Security Watching All the Time) Jeff Shin Tyler Stubbs Paul Kasemir Pavel Mayyak.
1 ITC242 – Introduction to Data Communications Week 12 Topic 18 Chapter 19 Network Management.
1 Lecture 26: Storage Systems Topics: Storage Systems (Chapter 6), other innovations Final exam stats:  Highest: 95  Mean: 70, Median: 73  Toughest.
Lesson 12 – NETWORK SERVERS Distinguish between servers and workstations. Choose servers for Windows NT and Netware. Maintain and troubleshoot servers.
Figure 1.1 Interaction between applications and the operating system.
Chapter 3 Chapter 3: Server Hardware. Chapter 3 Learning Objectives n Describe the base system requirements for Windows NT 4.0 Server n Explain how to.
TCP: Software for Reliable Communication. Spring 2002Computer Networks Applications Internet: a Collection of Disparate Networks Different goals: Speed,
Design and Implementation of SIP-aware DDoS Attack Detection System.
Implementing Failover Clustering with Hyper-V
Group 5 Alain J. Percial Paula A. Ortiz Francis X. Ruiz.
1 Computer Networks Course: CIS 3003 Fundamental of Information Technology.
Instructor: Tasneem Darwish1 University of Palestine Faculty of Applied Engineering and Urban Planning Software Engineering Department Software Systems.
Achieving Qualities 1 Võ Đình Hiếu. Contents Architecture tactics Availability tactics Security tactics Modifiability tactics 2.
1 Fault-Tolerant Computing Systems #2 Hardware Fault Tolerance Pattara Leelaprute Computer Engineering Department Kasetsart University
N-Tier Client/Server Architectures Chapter 4 Server - RAID Copyright 2002, Dr. Ken Hoganson All rights reserved. OS Kernel Concept RAID – Redundant Array.
1 Chapter 12 File Management Systems. 2 Systems Architecture Chapter 12.
I/O – Chapter 8 Introduction Disk Storage and Dependability – 8.2 Buses and other connectors – 8.4 I/O performance measures – 8.6.
1 Fault Tolerance in the Nonstop Cyclone System By Scott Chan Robert Jardine Presented by Phuc Nguyen.
Input/OUTPUT [I/O Module structure].
1 System Models. 2 Outline Introduction Architectural models Fundamental models Guideline.
Local Area Network By Bhupendra Ratha, Lecturer
© Janice Regan, CMPT 300, May CMPT 300 Introduction to Operating Systems Principles of I/0 hardware.
Gauge Operation and Software by Scott A. Ager. Computer Recommendations 750 MHz Pentium III 64 Meg SRAM 40 Gig Hard Drive 1024 x 768 graphics CD Writer.
Computer Architecture Lecture10: Input/output devices Piotr Bilski.
DEVICES AND COMMUNICATION BUSES FOR DEVICES NETWORK
1 Selecting LAN server (Week 3, Monday 9/8/2003) © Abdou Illia, Fall 2003.
Chapter 1: Introduction. 1.2 Silberschatz, Galvin and Gagne ©2005 Operating System Concepts Chapter 1: Introduction What Operating Systems Do Computer-System.
Advanced Computer Architecture 0 Lecture # 1 Introduction by Husnain Sherazi.
Computer Emergency Notification System (CENS)
Towards the Design of Heterogeneous Real-Time Multicore System m Yumiko Kimezawa February 1, 20131MT2012.
Dhanshree Nimje Smita Khartad
Towards the Design of Heterogeneous Real-Time Multicore System Adaptive Systems Laboratory, Master of Computer Science and Engineering in the Graduate.
AS Computing Data Transmission and Networks. Transmission error Detecting errors in data transmission is very important for data integrity. There are.
Stores the OS/data currently in use and software currently in use Memory Unit 21.
Logic Analyzer ECE-4220 Real-Time Embedded Systems Final Project Dallas Fletchall.
Processor Memory Processor-memory bus I/O Device Bus Adapter I/O Device I/O Device Bus Adapter I/O Device I/O Device Expansion bus I/O Bus.
System Architecture Directions for Networked Sensors.
Wireless Network Management SANDEEP. Network Management Network management is a service that employs a variety of tools, applications, and devices to.
1 Software Architecture in Practice Architectural Design (Again, the amputated version)
1 Device Controller I/O units typically consist of A mechanical component: the device itself An electronic component: the device controller or adapter.
Medium Access in Sensor Networks. Presented by: Vikram Shankar.
Storage System Optimization. Introduction Storage Types-DAS/NAS/SAN The purposes of different RAID types. How to calculate the storage size for video.
CSE331: Introduction to Networks and Security Lecture 2 Fall 2002.
The Google File System Sanjay Ghemawat, Howard Gobioff, and Shun-Tak Leung Presenter: Chao-Han Tsai (Some slides adapted from the Google’s series lectures)
The Concept of Universal Service
OPERATING SYSTEM CONCEPT AND PRACTISE
High Availability Linux (HA Linux)
RAID, Programmed I/O, Interrupt Driven I/O, DMA, Operating System
SCADA for Remote Industrial Plant
Real-time Software Design
Quality Attributes Or, what’s wrong with this:
Quality Attributes Or, what’s wrong with this:
UNIT IV RAID.
Chapters 1-3 Concepts NT Server Capabilities
Quality Attributes Or, what’s wrong with this:
Seminar on Enterprise Software
Presentation transcript:

Intraship Integration Control Instructor: TV Prabakar

Functional Requirement  150 sensors are placed on turbine.  Sensors read Temperature and Pressure every 50 ms.  Monitoring System checks for threshold Bounds.  If unusual, gear of the turbine is changed.  Should respond to External Control signals.  Should balance load among all four Turbines.

Constraints  Should not effected by Electro Magnetic Interference.  Components should be ‘MIL’ standard.  Database updates are restricted.

Obvious Architecture Temperature Sensors Pressure Sensors Turbine Monitor Gear Controller Data

Architecture Evaluation  It is Block Diagram, not an Architecture.  What is Turbine monitor Black box?  Does Turbine Control Component is readily available?  Assumed that no component fails.  Using above diagram, can development be started?  How many Network interfaces Turbine Monitor should have?

Improved Block Diagram Mote 1 Mote 2 Mote 3 Mote 4 Mote 5 Concen- trator Concen- trator Turbine Monitor Gear Controller Data

Priority of Quality Attributes  Availability.  Performance.  Usability.  Testability.  Security.  Modifiability.

Quality Attribute Dependency  Performance ∞ Availability.  Performance ∞ 1/Security.  Performance ∞ 1/Modifiability.  Performance ∞ 1/Usability.  Availability ∞ Security.  Availability ∞ 1/Usability.

Availability Driven Design Apply Removal from service Tactic to every component.

Sensor Fault recovery µP Active redundancy Temper ature sensor Pressure Sensor

Sensor Fault recovery µP

Tactics Applied When µP samples sensor, reads incorrect Value or no value. Fault Detection  Heartbeat.  voting  Active Redundancy  Spare  Shadow operation

µP Fault Recovery

Tactics Applied  Redundant µP informs the concentrator.  Concentrator doesn’t read data from mote. Fault Detection  Heartbeat.  voting  Exception.  Transaction.  Passive Redundancy.  Active Redundancy.  Spare.  State resynch.

Mote to Conc. Cable Fault Recovery Concen- trator

Mote to Conc. Cable Fault Recovery Concen- trator

Tactics Applied  µP senses the channel before sending, if not in operating voltage, chooses spare. if not in operating voltage, chooses spare.  Similarly Concentrator does. Fault Detection  Heartbeat.  Spare.  Transaction

Concentrator Fault Recovery Concentrator

Conc. To Monitor Cable Fault Recovery Concentrator Turbine Monitor

Conc. To Monitor Cable Fault Recovery Concentrator Turbine Monitor

Open the Turbine Monitor Black Box Slave processor Shared Memory Controller Slave processor Controller Turbine Monitor System Monitor Heartbeat

Slave Processor Fault Recovery Slave1 Slave2 Shared Memory Controller Slave2 Slave1 Shared Memory Controller

Tactics Applied  After Processing of operations each slave sets the their flag byte to one.  At end of deadline, controller checks the flag byte, if zero, respective slave failed. Fault Detection  Heartbeat.  Voting.  Active Redundancy.  Spare  Shadow operation.

Controller Fault Recovery Shared Memory Controller Slave Shared Memory Controller Slave Shared Memory Controller Slave

Tactics Applied  Each controller lives for fixed safe duration and initializes its spare as controller. Fault Prevention  Removal from service.  Passive Redundancy.  Spare  State resynchronization.

Poor Resource utilization….  Each processor can act as Controller and Slave.  Each removed Controller becomes spare of slave, acts as slave till it dies.

Turbine - Gear Cable Fault Recovery Gear Monitor Turbine Monitor

Turbine - Gear Cable Fault Recovery Gear Monitor Turbine Monitor

Open the Gear Monitor Black Box Slave processor Shared Memory Controller

Slave Processor Fault Recovery Slave1 Slave2 Shared Memory Controller Slave2 Slave1 Shared Memory Controller

Controller Fault Recovery Shared Memory Controller Slave Shared Memory Controller Slave Shared Memory Controller Slave

Performance Driven Design

Current Architecture µP Contro ller Slave Shared Memory Contro ller Slave Shared Memory Mote Concentrator Turbine Monitor Gear Monitor

Compute function Change gear Get data From ROM sense Data send Data receive Data send Bounds checking Glow LEDS Raise Alarm Check failures Store threshold Data receive Data send Data send Data receive send ACK Receive ACK Data send Data receive Data receive

Allocation view sense Bounds checking Data send Data receive Store threshold Data receive Check failures Raise Alarm Glow LEDS Data send Data send Data receive Data receive Data send Data send Compute function Get data From ROM Receive ACK Data receive Change gear send ACK Mote Concentrator Gear Monitor Turbine Monitor

Simple Range checking program, choosing high speed hardware will give high performance.

Hardware Specifications  8-bit µP on mote.  1 KBps cable from mote to concentrator.  16-bit µP on Concentrator.  1MBps cable from concentrator to Monitor.  Pentium Processor on Turbine Monitor.  1KBps cable from Turbine to Gear Monitor.  Pentium Processor on Gear Monitor.  Packet size from mote is 5 bytes.

Delay on mote.  To sense Temperature (ADC) = 1 ms  To sense Temp. thru spare (ADC) = 1 ms  To sense Pressure ( ADC ) = 1 ms  To sense Pressure thru spare = 1 ms  To sense channel (ADC) = 1 ms  To sense spare channel (ADC) = 1 ms  To send packet on channel (DAC)= 1 ms Total delay at mote = 7 ms. Total delay at mote = 7 ms.

Mote to Conc. Cable delay 1000 Bytes = 1 sec 1000 Bytes = 1 sec 5 Bytes = 5 ms 5 Bytes = 5 ms In µP Active redundancy mode load is 10 bytes Total network delay = 10ms Total network delay = 10ms

Concentrator delay  To sense the channel (ADC) = 1 ms  To sense spare channel (ADC) = 1 ms  To read 300 packets (ADC) = 300 ms  To process and aggregate data = 2 ms  To sense other channel (ADC) = 1 ms  To sense other spare channel = 1 ms  To send 150 packets (DAC) = 150 ms Total delay at concentrator = 456 ms Total delay at concentrator = 456 ms

Conc. To Monitor cable delay To transfer 1500 bytes = 1.5 ms Delay at Turbine Monitor Total delay = Total delay = = 325 ms. = 325 ms.

Monitor to Concentrator cable delay To transfer 1500 bytes = 1.5 ms Delay at Concentrator Total delay = 456 ms Total delay = 456 ms Conc. to mote delay Total delay = 10 ms Total delay = 10 ms

Total processing delay Total delay = Total delay = = 1256 ms (or 1260 ms approx) = 1256 ms (or 1260 ms approx)

Evaluation  Not satisfying functional requirements.  Sensitivity points are ADC and DAC.  Packet errors during transmission are not considered, may result in retransmissions.  EMI constraint is not taken considered.

Possible solutions  Increase redundancy in ADCs and DACs  Use checksum for transmission error detection.

Comments What is the redundancy number of ADC and DAC? 150 ADCs and 150 DACs may solve the Problem (infeasible). Checksum - increases network delay by 1 ms. - increases network delay by 1 ms. - calculation takes 5 ms ( min. ). - calculation takes 5 ms ( min. ). - checking takes 5 ms. - checking takes 5 ms. Retransmissions are not decreased.

Effective solution  Use Fiber optic cable.  Data should be sent digitally ( elimination of ADC and DAC ) of ADC and DAC )  No effect of EMI.  Retransmission free.

Poor Resource utilization….  For efficient usage of bandwidth, connect all components in bus Architecture.

µP Modified Architecture µP Contro ller Slave Shared Memory Turbine Monitor Contro ller Slave Shared Memory Gear Monitor Concentrator mote Fibre optic cableFibre optic cable Fibre optic cableFibre optic cable

Need of Concentrator Acts as proxy Delay calculation Total delay = Total delay = = ms (or 37 ms approx) = ms (or 37 ms approx)

Performance Tactics used  Concurrency  FIFO  Caching. Performance Techniques used  using ROM rather than disk to store data.  No contention of resources.

For four Turbines Turbine Monitor1 Turbine Monitor2 Turbine Monitor3 Turbine Monitor4 Gear Monitor1 Gear Monitor2 Gear Monitor3 Gear Monitor4 Turbine Monitor

Usability Techniques  Usability component is connected externally to Monitoring system.  Provides different views of logged data (graphs, thermometer reading, numbers ).

Security  Security component is connected external to the monitoring system.  Only read operation is provided in menu for user.  Level of security is chosen by user.

Testability Tactic  Separate interface from implementation. Testability Technique  LED display at concentrator.  Different alarms according to level of urgency.

Architecture Documentation  Chosen views - Class view. - Class view. - Process view. - Process view. - Deployment view. - Deployment view. - Allocation view. - Allocation view. - Use case view. - Use case view.

Logical view

Use case view Sensor failure Turbine Monitor Turbine Monitor Network failure Turbine Monitor Turbine Monitor

Use case view Abnormal Condition Turbine Monitor Gear Monitor Needs Spare Turbine Monitor

Technology Architecture  Atmel ATMega processor on mote and concentrator.  Pentium processor at Turbine Monitor.  ECos, Real time operating system.  HP UDO 30GB write-once disk.  C language for implementation

Take away  For any problem “Deployment view” is first step (if reference Arch. not available).  Attribute Driven Design is tool to achieve Quality attribute.  Design – Evaluation iteration results in good Architecture.  Current Technology (with specifications) should be known in advance to design an Architecture.