Overview of the current TDR system Introduction Electronics for instrumentation TDR core : Metronome, ADC, Merge Data Handling Pete Jones, University of.

Slides:

Advertisements

Similar presentations

XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 18 February 2010 Martin Postranecky, Matt Warren, Matthew Wing.

Advertisements

XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 22 October 2009 Martin Postranecky, Matt Warren, Matthew Wing.

256 channel data acquisition system for VISTA focal plane to readout sixteen 2k x 2k VIRGO detectors Largest ever such system.

256 channel data acquisition system for VISTA focal plane to readout sixteen 2k x 2k Raytheon VIRGO detectors Largest ever such system Leander H. Mehrgan.

6 Mar 2002Readout electronics1 Back to the drawing board Paul Dauncey Imperial College Outline: Real system New VFE chip A simple system Some questions.

1 MTD Readout Electronics J. Schambach University of Texas Hefei, March 2011.

EXL/R3B Calorimeters- Readout from ASIC to DAQ Ian Lazarus STFC Daresbury Laboratory.

A scalable DAQ system using the DRS4 sampling chip H.Friederich 1, G.Davatz 1, U.Hartmann 2, A.Howard 1, H.Meyer 1, D.Murer 1, S.Ritt 2, N.Schlumpf 2 1.

Pete Jones University of Jyväskylä INTAG Workshop GSI, Germany May 2007 Status of digital electronics at JYFL Pete Jones Department of Physics University.

Coupling an array of Neutron detectors with AGATA The phases of AGATA The AGATA GTS and data acquisition.

20 Feb 2002Readout electronics1 Status of the readout design Paul Dauncey Imperial College Outline: Basic concept Features of proposal VFE interface issues.

28 August 2002Paul Dauncey1 Readout electronics for the CALICE ECAL and tile HCAL Paul Dauncey Imperial College, University of London, UK For the CALICE-UK.

6 June 2002UK/HCAL common issues1 Paul Dauncey Imperial College Outline: UK commitments Trigger issues DAQ issues Readout electronics issues Many more.

Trigger-less and reconfigurable data acquisition system for J-PET

Multichannel Analyzers A multichannel pulse-height analyzer (MCA) consists of an ADC, a histogramming memory, and a visual display of the histogram recorded.

ECAL electronics Guido Haefeli, Lausanne PEBS meeting 10.Jan

Digital data acquisition1 Measuring ? „Wer misst, misst Mist.“ numeric result Sensing, Signal Processing Evaluation Physical/Chemical Property Physical/Chemical.

RENO Electronics - QBEE - 장 지 승 ( 전남대학교 ) RENO Collaboration Meeting,

3/7/05A. Semenov Batch-by-Batch Intensity Monitor 1 Two-Channel Batch by Batch Intensity Monitor for Main Injector BBI.

Preliminary Design of Calorimeter Electronics Shudi Gu June 2002.

The GANDALF Multi-Channel Time-to-Digital Converter (TDC)  GANDALF module  TDC concepts  TDC implementation in the FPGA  measurements.

Integration of a Clover Detector with the necessary electronics and computer program to utilize the ADDBACK method An SP496 and Capstone Research Project.

DLS Digital Controller Tony Dobbing Head of Power Supplies Group.

Prototype Test of SPring-8 FADC Module Da-Shung Su Wen-Chen Chang 02/07/2002.

MR (7/7/05) T2K electronics Beam structure ~ 8 (9?) bunches / spill bunch width ~ 60 nsec bunch separation ~ 600 nsec spill duration ~ 5  sec Time between.

M. Labiche - INTAG workshop GSI May Se - D prototype for the focal plane of the PRISMA spectrometer (Task4) Digitisers for SAGE & LISA (task1)

Ancillary Detectors Working Group Agata Week/GSI, 23 Feb Integration of ancillaries with DAQ Goal Context Specifications, modes Design Schedule &

Introduction to Computing Systems from bits & gates to C & beyond The Von Neumann Model Basic components Instruction processing.

Coupling Neutron Detector array (NEDA) with AGATA The AGATA Front-End processing Electronics & DAQ The AGATA Trigger and Synchronization (GTS) Coupling.

Status of the Beam Phase and Intensity Monitor for LHCb Richard Jacobsson Zbigniew Guzik Federico Alessio TFC Team: Motivation Aims Overview of the board.

6-10 Oct 2002GREX 2002, Pisa D. Verkindt, LAPP 1 Virgo Data Acquisition D. Verkindt, LAPP DAQ Purpose DAQ Architecture Data Acquisition examples Connection.

Detectors for Light Sources Contribution to the eXtreme Data Workshop of Nicola Tartoni Diamond Light Source.

22nd February 1999Ian Lazarus NPG, CLRC1 TDR for data processing 22nd February 1999 Ian Lazarus Nuclear Physics Group CLRC, Daresbury Lab.

A Front End and Readout System for PET Overview: –Requirements –Block Diagram –Details William W. Moses Lawrence Berkeley National Laboratory Department.

FADC progress in Vienna Reported by H.Ishino for Vienna FADC group M.Pernicka and H.Steininger.

11th March 2008AIDA FEE Report1 AIDA Front end electronics Report February 2008.

Summary talk of Session 6 - Electronics and Interfacing to AD DAQ - Mechanics for the Demonstrator for the AD ancillary detector integration team: for.

HBD FEE test result summary + production schedule 16mv test pulse result –5X attenuator + 20:1 resistor divider at input (to reduce the noise on the test.

Dec.11, 2008 ECL parallel session, Super B1 Results of the run with the new electronics A.Kuzmin, Yu.Usov, V.Shebalin, B.Shwartz 1.New electronics configuration.

NUMI Off Axis NUMI Off Axis Workshop Workshop Argonne Meeting Electronics for RPCs Gary Drake, Charlie Nelson Apr. 25, 2003 p. 1.

January 31, MICE DAQ MICE and ISIS Introduction MICE Detector Front End Electronics Software and MICE DAQ Architecture MICE Triggers Status and Schedule.

Jefferson Laboratory Hall A SuperBigBite Spectrometer Data Acquisition System Alexandre Camsonne APS DNP 2013 October 24 th 2013 Hall A Jefferson Laboratory.

Digital Voltmeter (DVM)

1 Electronics Status Trigger and DAQ run successfully in RUN2006 for the first time Trigger communication to DRS boards via trigger bus Trigger firmware.

Gammasphere ATLAS Users Meeting August 8, Gammasphere Array P/T ~ 55% (insitu)‏ P/T ~ 15% Note: 68% P/T achieved on bench. Fully loaded, Gammasphere.

1 Chapter No. 17 Radiation Detection and Measurements, Glenn T. Knoll, Third edition (2000), John Willey. Measurement of Timing Properties.

Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.

Institute of Basic Science Rare Isotope Science Project PANGEA P hoton detector system for A stro-science and N uclear physics with GE rmanium A rray 2015.

FPGA based signal processing for the LHCb Vertex detector and Silicon Tracker Guido Haefeli EPFL, Lausanne Vertex 2005 November 7-11, 2005 Chuzenji Lake,

Vladimir Zhulanov for BelleII ECL group Budker INP, Novosibirsk INSTR2014, Novosibirsk 2014/02/28 1.

Super BigBite DAQ & Trigger Jens-Ole Hansen Hall A Collaboration Meeting 16 December 2009.

Analog Circuits Hiroyuki Murakami. CONTENTS Structure of analog circuits Development of wide linear range CSA system Problem of analog circuits How to.

29/05/09A. Salamon – TDAQ WG - CERN1 LKr calorimeter L0 trigger V. Bonaiuto, L. Cesaroni, A. Fucci, A. Salamon, G. Salina, F. Sargeni.

9530 T IMING C ONTROL U NIT Features TCU-1 Key Features 250ps timing resolution with < 50ps jitter 8 independent outputs with full individual programming.

Digital Acquisition: State of the Art and future prospects

"North American" Electronics

Jinfan Chang Experimental Physics Center , IHEP Feb 18 , 2011

PRAD DAQ System Overview

Front-end and VME / VXI readout electronics for ASICs

AHCAL Beam Interface (BIF)

Ewald Effinger, Bernd Dehning

Vertex 2005 November 7-11, 2005 Chuzenji Lake, Nikko, Japan

VELO readout On detector electronics Off detector electronics to DAQ

Status of n-XYTER read-out chain at GSI

The IFR Online Detector Control at the BaBar experiment at SLAC

BESIII EMC electronics

The IFR Online Detector Control at the BaBar experiment at SLAC

The Online Detector Control at the BaBar experiment at SLAC

The CMS Tracking Readout and Front End Driver Testing

Readout Systems Update

Presentation transcript:

Overview of the current TDR system Introduction Electronics for instrumentation TDR core : Metronome, ADC, Merge Data Handling Pete Jones, University of Jyväskylä SAGE / LISA Kick-Off Meeting Daresbury Laboratory, 2nd September 2005

TDR (Total Data Readout) Collects data from all detectors (over 500 channels and timestamps arrival to 10ns accuracy) and keeps it synchronised Timestamping ADCs : Measure energy + time of arrival of signal. All possible data is therefore collected

Electronics Each detector pre-amp output to electronics racks Amplifier : TFA / CFD combination – ADC Gate Amplifier : Shaping amp – ADC input –Logic signals to user electronics, TACS 4 free channels (x16) w/o JUROGAM AMPAMP CFDCFD ADCADC

Electronics Linear amplifer suffer decreased resolution for counting rates > 3kHz CFD/TFA gives good response at counting rates 0-100kHz Large number of high count rate spectroscopy channels  AMPAMP CFDCFD ADCADC AMP

TDR ADC VXI Card with 32 independent channels (analogue input + gate) 14 bit, 0-8V, 4.5us conversion time, sliding-scale : 16k spectra Flexible gating conditions can be programmed / Veto inputs Generates timestamp from gate and converts Output of data via SHARC link JUROGAM uses 2 cards -> 64 channels available T1T2 E Detect and measure ”pileup” by second pulse : two timestamps Fast Decays / Ge pileup - TDR

TDR Pattern Register VME Card with 32 independent channels Different operating modes for eg. Fast veto, grouped modes Flexible input signals Generates timestamp from inputs Output of data via SHARC link

TDR Metronome Heart of the TDR system Master 100MHz clock for ALL TDR components Generates SYNC pulses (every 655us) + fast starts whole system Battery backup of clock counter 8 outputs, currently 3 free 100 MhZ Distribution through cables SYNC Pulse Distribution

DATA COLLATE Data from each ADC card is time ordered, but COLLATE these together to produce time ordered data per SHARC & Over all sharcs ADC SHARCSHARC SHARCSHARC TIME ORDERED DATA

How TDR works : DATA MERGE  Data from all COLLATORS are MERGED together and time ordered. COLLATORCOLLATOR COLLATORCOLLATOR COLLATORCOLLATOR COLLATORCOLLATOR MERGEMERGE

Collate / Merge VME Based 3 processor system Merge CPU takes data from 2 collate CPUs, time orders, histograms Output via Gbit ethernet to Event Builder Processes up to 2Mevents/s, or 16MByte/s

Overview

Event Builder Once data are correlated by Event Builder, data selections can be processed in flexible way. Data can be output to several destinations Data Selection  Reduce raw singles data to useful coincidence data  GASSi  2us JUROGAM PU / BGO supression

Data Storage / Analysis Selected data (i.e. anything with GREAT) sent to DataStore –2TB Raid 1 array + redundancy – accessable from Gbit network Data also available by online & offline workstations User decides how to store data : Disc, Tape, etc.

Overview of the current TDR system ~400 channels of electronics Over 500 channels of analogue / digital inputs into TDR Stable metronome with master 100MHz clock VXI / VME based core of acquisition PC based Merge / Online / Offline systems Stable environment for electronics & acquisition Extremely stable for experiments, over 3 months continual running without fault