– 1 – Data ConvertersSubranging ADCsProfessor Y. Chiu EECT 7327Fall 2014 Subranging ADC.

Slides:

Advertisements

Similar presentations

Basic Knowledge of Data Converters

Advertisements

– 1 – Data ConvertersIntegration ADCProfessor Y. Chiu EECT 7327Fall 2012 Integration ADC.

Interfacing to the Analog World

Successive Approximation (SA) ADC

Analog to Digital Conversion (ADC)

CMOS Comparator Data Converters Comparator Professor Y. Chiu

Analog-to-Digital Converter (ADC) And

– 1 – Data ConvertersFlash ADCProfessor Y. Chiu EECT 7327Fall 2014 Flash ADC.

By: Ali Mesgarani Electrical and Computer Engineering University of Idaho 1.

Fischer 08 1 Analog to Digital Converters Nyquist-Rate ADCs  Flash ADCs  Sub-Ranging ADCs  Folding ADCs  Pipelined ADCs  Successive Approximation.

Mixed Signal Chip Design Lab Analog-to-Digital Converters Jaehyun Lim, Kyusun Choi Department of Computer Science and Engineering The Pennsylvania State.

A Low-Power 9-bit Pipelined CMOS ADC for the front-end electronics of the Silicon Tracking System Yuri Bocharov, Vladimir Butuzov, Dmitry Osipov, Andrey.

Design and Implementation a 8 bits Pipeline Analog to Digital Converter in The Technology 0.6 μm CMOS Process Eri Prasetyo.

NSoC 3DG Paper & Progress Report

Interfacing with the Analog World Wen-Hung Liao, Ph.D.

Algorithmic (Cyclic) ADC

– 1 – Data Converters Data Converter BasicsProfessor Y. Chiu EECT 7327Fall 2014 Data Converter Basics.

Analog-to-Digital Converters

Analogue Input/Output

– 1 – Data ConvertersInterpolating and Folding ADCProfessor Y. Chiu EECT 7327Fall 2014 Interpolation.

CMOS VLSIAnalog DesignSlide 1 CMOS VLSI Analog Design.

– 1 – Data ConvertersDACProfessor Y. Chiu EECT 7327Fall 2014 DAC Architecture.

Pipelined ADC Data Converters Pipelined ADCs Professor Y. Chiu

A 10 bit,100 MHz CMOS Analog- to-Digital Converter.

Time and Statistical Information Utilization in SAR ADCs

Energy Limits in A/D Converters

By Grégory Brillant Background calibration techniques for multistage pipelined ADCs with digital redundancy.

A 30-GS/sec Track and Hold Amplifier in 0.13-µm CMOS Technology

Guohe Yin, U-Fat Chio, He-Gong Wei, Sai-Weng Sin,

SIGMA-DELTA ADC SD16_A Sigma-Delta ADC Shruthi Sujendra.

A. Matsuzawa, Tokyo Tech. 1 Nano-scale CMOS and Low Voltage Analog to Digital Converter Design Challenges Akira Matsuzawa Tokyo Institute of.

Improvement of Accuracy in Pipelined ADC by methods of Calibration Techniques Presented by : Daniel Chung Course : ECE1352F Professor : Khoman Phang.

Digital to Analog Converters (DAC) 15 March 2006 Doug Hinckley Lee Huynh Dooroo Kim.

A 14-b 100-MS/s Pipelined ADC With a Merged SHA and First MDAC Byung-Geun Lee, Member, IEEE, Byung-Moo Min, Senior Member, IEEE, Gabriele Manganaro, Senior.

1 A ROM-less DDFS Using A Nonlinear DAC With An Error Compensation Current Array Chua-Chin Wang, Senior Member, IEEE, Chia-Hao Hsu, Student Member, IEEE,

A 1V 14b Self-Timed Zero- Crossing-Based Incremental ΔΣ ADC[1] Class Presentation for Custom Implementation of DSP By Parinaz Naseri Spring

Data Acquisition ET 228 Chapter 15 Subjects Covered Analog to Digital Converter Characteristics Integrating ADCs Successive Approximation ADCs Flash ADCs.

Adviser : Hwi-Ming Wang Student : Wei-Guo Zhang Date : 2009/7/14

High-Performance Analog-to-Digital Converters: Evolution and Trends

A Wide-Input-Range 8 bit Cyclic TDC Reportor : Zhu kunkun.

A 10b Ternary SAR (TSAR) ADC with Decision Time Quantization Based Redundancy Jon Guerber, Manideep Gande, Hariprasath Venkatram, Allen Waters, Un-Ku Moon.

Erik Jonsson School of Engineering & Computer Science Redundant SAR ADC Architecture and Circuit Techniques for ATLAS LAr Phase-II Upgrade Ling Du 1, Hongda.

Pipelined ADC We propose two variants: low power and reliability optimized A. Gumenyuk, V. Shunkov, Y. Bocharov, A. Simakov.

Analog to Digital Converters

Low Power, High-Throughput AD Converters

M. TWEPP071 MAPS read-out electronics for Vertex Detectors (ILC) A low power and low signal 4 bit 50 MS/s double sampling pipelined ADC M.

0808/0809 ADC. Block Diagram ADC ADC0808/ADC Bit μP Compatible A/D Converters with 8-Channel Multiplexer The 8-bit A/D converter uses successive.

Design of the 64-channel ASIC: update DEI - Politecnico di Bari and INFN - Sezione di Bari Meeting INSIDE, December 18, 2014, Roma Outline  Proposed solution.

Sill Torres: Pipelined SAR Pipelined SAR with Comparator-Based Switch-Capacitor Residue Amplification Pedro Henrique Köhler Marra Pinto and Frank Sill.

1 Progress report on the LPSC-Grenoble contribution in micro- electronics (ADC + DAC) J-Y. Hostachy, J. Bouvier, D. Dzahini, L. Galin-Martel, E. Lagorio,

0 /59 Nyquist Rate ADCs Dr. Hossein Shamsi ECE Dept, K.N. Toosi University of Technology.

Low Power, High-Throughput AD Converters

Digital Signal Processor HANYANG UNIVERSITY 학기 Digital Signal Processor 조 성 호 교수님 담당조교 : 임대현

Erik Jonsson School of Engineering & Computer Science High-Speed, High-Resolution, Radiation-Tolerant SAR ADC for Particle Physics Experiments Yuan Zhou.

A high speed 10 to 12 bits pipe line ADC, design proposal for ECAL

– 1 – Data ConvertersOversampling ADCProfessor Y. Chiu EECT 7327Fall 2014 Oversampling ADC.

Content Sample & Hold Circuits Voltage Comparators Dual-Slope ADC

High speed 12 bits Pipelined ADC proposal for the Ecal

Digital Error Correction

Hugo França-Santos - CERN

Pedro Henrique Köhler Marra Pinto and Frank Sill Torres

Simple ADC structures.

Simple ADC structures.

Copyright IMEC Project: IEEE P Working Group for Wireless Personal Area Networks (WPANs) Submission Title: [A/D Converters for 60 GHz Radio] Date.

Copyright IMEC Project: IEEE P Working Group for Wireless Personal Area Networks (WPANs) Submission Title: [A/D Converters for 60 GHz Radio] Date.

ECE Dept, K.N. Toosi University of Technology

Pingli Huang and Yun Chiu

A 12 bit 50 MS/s Dual Channel Time Domain Two Step ADC

Integration ADC Data Converters Integration ADC Professor Y. Chiu

A 12 bit 50 MS/s Dual Channel Time Domain Two Step ADC

Presentation transcript:

– 1 – Data ConvertersSubranging ADCsProfessor Y. Chiu EECT 7327Fall 2014 Subranging ADC

Subranging ADC Architecture – 2 – Data ConvertersSubranging ADCsProfessor Y. Chiu EECT 7327Fall 2014

Subranging ADC – 3 – Data ConvertersSubranging ADCsProfessor Y. Chiu EECT 7327Fall 2014 Features Reduced complexity – 2·(2 N/2 -1) comparators – relative to flash Reduced C in, area, and power consumption No residue amplifier required (compare to pipelined ADC) Limitations Typically 3 clock phases per conversion –Sample –Coarse comparison –Fine comparison Typically two SHAs are required for the coarse and fine ADCs Fine comparator offset must be controlled to N-bit level Offset tolerance on coarse comparators can be relaxed with digital redundancy

Typical Subranging Block Diagram – 4 – Data ConvertersSubranging ADCsProfessor Y. Chiu EECT 7327Fall 2014 Redundancy in fine ADC provided by over- and under-range comparators

Digital Redundancy in Fine ADC – 5 – Data ConvertersSubranging ADCsProfessor Y. Chiu EECT 7327Fall 2014 The range of fine search extended on both sides

Two-Step Subranging/Pipelined ADC – 6 – Data ConvertersSubranging ADCsProfessor Y. Chiu EECT 7327Fall 2014 Coarse-fine two-step subranging architecture Conversion residue produced instead of switching reference taps Residue gain can be provided to relax offset tolerance in fine ADC Very similar to the pipelined architecture

Timing Diagram – 7 – Data ConvertersSubranging ADCsProfessor Y. Chiu EECT 7327Fall 2014 Four conversion steps can be pipelined (needs op-amp) Usually DAC + RA settling consumes most of the conversion time Residue gain of unity is often used to speed up conversion

References – 8 – Data ConvertersSubranging ADCsProfessor Y. Chiu EECT 7327Fall J. Doernberg, P. R. Gray, and D. A. Hodges, JSSC, pp , issue 2, B.-S. Song, S.-H. Lee, M. F. Tompsett, JSSC, pp , issue 6, T. Matsuura et al., CICC, 1990, pp. 6.4/1-6.4/4. 4.B. Razavi and B. A. Wooley, JSSC, pp , issue 12, K. Kusumoto, A. Matsuzawa, and K. Murata, JSSC, pp , issue 12, C. Mangelsdorf et al., ISSCC, 1993, pp W. T. Colleran and A. A. Abidi, JSSC, pp , issue 12, T. Miki et al., JSSC, pp , issue 4, M. Yotsuyanagi et al., JSSC, pp , issue 12, R. Jewett et al., ISSCC, 1997, pp , B. P. Brandt and J. Lutsky, JSSC, pp , issue 12, H. Pan et al., JSSC, pp , issue 12, R. C. Taft and M. R. Tursi, JSSC, pp , issue 3, H. van der Ploeg et al., JSSC, pp , issue 12, J. Mulder et al., JSSC, pp , issue 12, 2004.