Low Power Processors Josh Nanni Matt Rosonke Matt Tannenbaum.

Slides:



Advertisements
Similar presentations
Subthreshold SRAM Designs for Cryptography Security Computations Adnan Gutub The Second International Conference on Software Engineering and Computer Systems.
Advertisements

Zhou Peng, Zuo Decheng, Zhou Haiying Harbin Institute of Technology 1.
Session Objectives#3 COULD explain the role memory plays in computer processing SHOULD describe the purpose of a CPU and its individual components MUST.
VADA Lab.SungKyunKwan Univ. 1 L3: Lower Power Design Overview (2) 성균관대학교 조 준 동 교수
The Central Processing Unit (CPU) Understanding Computers.
Computer Abstractions and Technology
Power Reduction Techniques For Microprocessor Systems
System Design Tricks for Low-Power Video Processing Jonah Probell, Director of Multimedia Solutions, ARC International.
Lecture 2: Modern Trends 1. 2 Microprocessor Performance Only 7% improvement in memory performance every year! 50% improvement in microprocessor performance.
A Case for Custom Silicon in Enabling Low-Cost Information Technology for Developing Regions Z. Foo, David Devecsery, T. Schmid, N. Clark, R. Frank, M.
Micro-Architecture Techniques for Sensor Network Processors Amir Javidi EECS 598 Feb 25, 2010.
Spring 2002EECS150 - Lec4-power Page 1 EECS150 - Digital Design Lecture 4 - Power January 31, 2002 John Wawrzynek Thanks to Simon Segars VP Engineering,
1 Lecture 1: CS/ECE 3810 Introduction Today’s topics:  logistics  why computer organization is important  modern trends.
Power-aware Computing n Dramatic increases in computer power consumption: » Some processors now draw more than 100 watts » Memory power consumption is.
Low Power Design of Integrated Systems Assoc. Prof. Dimitrios Soudris
Energy Model for Multiprocess Applications Texas Tech University.
Jamie Unger-Fink John David Eriksen. Outline Intro to LCDs Power Issues Energy Model New Reduction Techniques Results Conclusion.
Low Power Processor --- For Mobile Devices Ziwei Zheng Wenjia Ouyang.
CPU Describe the purpose of the CPU
Adaptive Video Coding to Reduce Energy on General Purpose Processors Daniel Grobe Sachs, Sarita Adve, Douglas L. Jones University of Illinois at Urbana-Champaign.
1 EE 587 SoC Design & Test Partha Pande School of EECS Washington State University
1 EE 587 SoC Design & Test Partha Pande School of EECS Washington State University
CS 423 – Operating Systems Design Lecture 22 – Power Management Klara Nahrstedt and Raoul Rivas Spring 2013 CS Spring 2013.
11:15:01 Storage device. Computer memory Primary storage 11:15:01.
Nvidia Tegra 2 The world's first mobile super chip.
6.893: Advanced VLSI Computer Architecture, September 28, 2000, Lecture 4, Slide 1. © Krste Asanovic Krste Asanovic
2. Memory. Main memory – speed & types Organization of RAM RAM – Random Access Mem Static RAM [SRAM] - In SRAM, a bit of data is stored using the state.
DIGITAL COMPONENTS By Sohaib.
Computing Hardware Starter.
Low Power Techniques in Processor Design
Lecture#14. Last Lecture Summary Memory Address, size What memory stores OS, Application programs, Data, Instructions Types of Memory Non Volatile and.
Computing hardware CPU.
Different CPUs CLICK THE SPINNING COMPUTER TO MOVE ON.
1 3-General Purpose Processors: Altera Nios II 2 Altera Nios II processor A 32-bit soft core processor from Altera Comes in three cores: Fast, Standard,
Low-Power Wireless Sensor Networks
Computers Are Your Future Eleventh Edition Chapter 2: Inside the System Unit Copyright © 2011 Pearson Education, Inc. Publishing as Prentice Hall1.
Multi-core Programming Introduction Topics. Topics General Ideas Moore’s Law Amdahl's Law Processes and Threads Concurrency vs. Parallelism.
Sogang University Advanced Computing System Chap 1. Computer Architecture Hyuk-Jun Lee, PhD Dept. of Computer Science and Engineering Sogang University.
The Central Processing Unit
Operating Systems. Definition An operating system is a collection of programs that manage the resources of the system, and provides a interface between.
The variety Of Processors And Computational Engines CS – 355 Chapter- 4 `
OCR GCSE Computing © Hodder Education 2013 Slide 1 OCR GCSE Computing Chapter 2: Memory.
System Architecture of Sensor Network Processors Alan Pilecki.
Slow Wires, Hot Chips, and Leaky Transistors: New Challenges in the New Millenium Norm Jouppi Compaq - WRL Disclaimer: The views expressed herein are the.
CPU Inside Maria Gabriela Yobal de Anda L#32 9B. CPU Called also the processor Performs the transformation of input into output Executes the instructions.
The fetch-execute cycle. 2 VCN – ICT Department 2013 A2 Computing RegisterMeaningPurpose PCProgram Counter keeps track of where to find the next instruction.
Computer Structure & Architecture 7b - CPU & Buses.
Stored Programs In today’s lesson, we will look at: what we mean by a stored program computer how computers store and run programs what we mean by the.
© GCSE Computing Computing Hardware Starter. Creating a spreadsheet to demonstrate the size of memory. 1 byte = 1 character or about 1 pixel of information.
DSP Architectures Additional Slides Professor S. Srinivasan Electrical Engineering Department I.I.T.-Madras, Chennai –
A memory is just like a human brain. It is used to store data and instructions. Computer memory is the storage space in computer where data is to be processed.
Class Report 林常仁 Low Power Design: System and Algorithm Levels.
Lecture # 10 Processors Microcomputer Processors.
MAHARANA PRATAP COLLEGE OF TECHNOLOGY SEMINAR ON- COMPUTER PROCESSOR SUBJECT CODE: CS-307 Branch-CSE Sem- 3 rd SUBMITTED TO SUBMITTED BY.
What’s going on here? Can you think of a generic way to describe both of these?
Computer Systems Nat 4/5 Computing Science
The Central Processing Unit (CPU)
Temperature and Power Management
Green cloud computing 2 Cs 595 Lecture 15.
SECTIONS 1-7 By Astha Chawla
Lynn Choi School of Electrical Engineering
Central Processing Unit (CPU)
Unit 2 Computer Systems HND in Computing and Systems Development
Getting the Most Out of Low Power MCUs
A High Performance SoC: PkunityTM
Chapter 1 Introduction.
Components of a CPU AS Computing - F451.
2.C Memory GCSE Computing Langley Park School for Boys.
Computer Evolution and Performance
Outline - Energy Management
Presentation transcript:

Low Power Processors Josh Nanni Matt Rosonke Matt Tannenbaum

Power is dissipation of energy over time A device consuming lots of power over a long period of time will dissipate lots of heat A device using lots of energy decreases the battery life Power vs. Energy 2 [Brehob]

About Power: High power draws for extended periods of time can produce a lot of heat Lots of heat can o melt components o cause faulty behavior o harm the user About Energy High energy consumption will decrease battery life Good battery life will increase portability Why Do We Care? 3

What Can I Power? Device/ReferenceAverage Power Consumption Light Bulb20-75 Watts [1] Smartphone (CPU) mW (12-60 mW) [2] Hearing Aid, CalculatorMicrowatts [3] 2 AA batteries can power a cheap calculator for several years [1] My House [2] "An Analysis of Power Consumption in a Smartphone". Aaron Carroll, Gernot Heiser. NICTA, University of New South Wales, Open Kernel Labs [3]

Increase functionality, decrease power consumption o Performance increases -> increase power o Nvidia Tegra (Kal-El) o University of Michigan's Phoenix processor Challenge in Industry 5

Nvidia Kal-El, also known as the Tegra processor is a quad core system on a chip developed for mobile applications Multicores excel in achieving better power to performance than single cores Nvidia Kal-El 6 [C]

Kal El runs a companion core that runs background processes at low frequency and power Extends battery life! Background Processes 7 [E]

Main cores (fast ARM Coretex A9s) are enabled one by one for high performance applications Core switching invisible to apps Disabling cores when not needed saves energy Nvidia Kal-El 8 [E]

Designated cores for media processing can also be disabled when not needed to save power Each media core is designed to do only one task as efficiently as possible Nvidia Kal-El 9 [E]

How does a slower core save power? Narrower Gates = o Less gate capacitance o Lower saturation current Architects make a trade off between the two to achieve the clock speed and power consumption desired from the device EECS 312 Mumble Mumble [Sylvester]

Stage Skip Pipeline Used during loops to skip instruction fetched and decodes by using a Decoded Instruction Buffer (DIB) EECS 370 Mumble Mumble [B]

Collapsable Pipelines High performance = shorter stages, faster clock Lower power = longer stages, slower clock EECS 370 Mumble Mumble [A]

Companion Core - Low Leakage Current Main Cores - Higher Leakage Current, Power Gated Cores switch at optimal time Nvidia Kal-El Power / Performance 13 [E]

Developed by PhD students at University of Michigan as an embedded systems processor specializing in extremely low standby power o Mingoo Seok, Scott Hanson, Yu-Shiang Lin, Zhiyoong Lee, Nurrachman Liu, with Dennis Sylvester and David Blaauw Goal was to build a very small processor with a very long battery life Relies on aggressive power gating to minimize sleep power Phoenix: a 30 pW Processor [h] 14

Phoenix uses ~300nW in active mode and 29.6 pW in sleep mode Meant for embedded systems that spend most of their time in sleep mode ~20ms of active time vs. 10 minutes of sleep time Phoenix: a 30 pW Processor [h][MS Paint] 15

Essentially, you use a transistor as a switch, cutting off sections you aren't using Sizing is very important to consider.... Power Gating [j] 16

Can power gate: o ROM o Arithmetic units o Logic units o Non-volatile RAM Cannot power gate: o Volatile RAM o Timers o Anything that needs to preserve state So what can you power gate? [h] 17

Certain processors are better for some systems than for others o You would never put this in a phone! Note that as you deal with very low power, weird things become important o In Phoenix, instruction ROM is used to supplement now dominant instruction memory Situational Awareness [h] 18

Questions? 19

[A]"Stage-Skip pipeline: A Low Power Processor Architecture Using a Decoded Instruction Buffer" Mitsuri Hiraki, Raminder S. Bajwa, Hirotsuga Kojima, Douglas J. Gorny, Ken-ichi Nitta, Avadhani Shridhar, Katsuro Sasaki, Koichi Seki. [B]"A Low-Power Processor Architecture Optimized for Wireless Devices" Aristides Efthymiou, Jim D. Garside, Ioannis Papaefstathiou. [C]“The New Era of Tera-Scale Computing” 2009, Shu-ling Garver, Bob Crepps. [D] “The Benefits of Quad Core CPUs in Mobile Devices” Nvidia a.pdf a.pdf [E]“Variable SMP –A Multi-Core CPU Architecture for Low Power and High Performance” Nvidia b.pdf b.pdf References (1) 21

Phoenix Processor: [h] "The Phoenix Processor: A 30pW Platform for Sensor Applications" Mingoo Seok, Scott Hanson, Yu-Shiang Lin, Zhiyoong Lee, Nurrachman Liu, Dennis Sylvester, David Blaauw [j] "A Low-Voltage Processor for Sensing Applications With Picowatt Standby Mode" Scott Hanson, Mingoo Seok, Yu-Shiang Lin, Zhiyoong Lee, Nurrachman Liu, Dennis Sylvester, David Blaauw Power Gating: [k] "Power Gating Implementation in SoCs". Charwak Apte. References (2) 22