1 Dual Threshold Voltage Domino Logic Synthesis for High Performance with Noise and Power Constraint Seong-Ook Jung, Ki-Wook Kim and Sung-Mo (Steve) Kang.

Slides:



Advertisements
Similar presentations
Transmission Gate Based Circuits
Advertisements

Robust Low Power VLSI R obust L ow P ower VLSI Sub-threshold Sense Amplifier (SA) Compensation Using Auto-zeroing Circuitry 01/21/2014 Peter Beshay Department.
October 2nd Karthik’s MS Defense DVF4: A Dual Vth Feedback Type 4-Transistor Level Converter Master’s Defense Karthik Naishathrala Jayaraman Department.
Elettronica T A.A Digital Integrated Circuits © Prentice Hall 2003 Inverter CMOS INVERTER.
Leakage and Dynamic Glitch Power Minimization Using MIP for V th Assignment and Path Balancing Yuanlin Lu and Vishwani D. Agrawal Auburn University ECE.
Predictably Low-Leakage ASIC Design using Leakage-immune Standard Cells Nikhil Jayakumar Sunil P. Khatri University of Colorado at Boulder.
Digital Integrated Circuits© Prentice Hall 1995 Devices The MOS Transistor.
Leakage-Biased Domino Circuits for Dynamic Fine- Grain Leakage Reduction Seongmoo Heo and Krste Asanović Massachusetts Institute of Technology Lab for.
S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN1600) Lecture 21: Dynamic Combinational Circuit Design Prof. Sherief Reda Division of.
Combinational circuits Lection 6
CMOS Circuit Design for Minimum Dynamic Power and Highest Speed Tezaswi Raja, Dept. of ECE, Rutgers University Vishwani D. Agrawal, Dept. of ECE, Auburn.
Introduction to CMOS VLSI Design Lecture 18: Design for Low Power David Harris Harvey Mudd College Spring 2004.
Designing Combinational Logic Circuits: Part2 Alternative Logic Forms:
1 A Variation-tolerant Sub- threshold Design Approach Nikhil Jayakumar Sunil P. Khatri. Texas A&M University, College Station, TX.
1 Clockless Logic Montek Singh Tue, Mar 16, 2004.
Device Sizing Techniques for High Yield Minimum-Energy Subthreshold Circuits Dan Holcomb and Mervin John University of California, Berkeley EE241 Spring.
LOW-LEAKAGE REPEATERS FOR NETWORK-ON-CHIP INTERCONNECTS Arkadiy Morgenshtein, Israel Cidon, Avinoam Kolodny, Ran Ginosar Technion – Israel Institute of.
On-Line Adjustable Buffering for Runtime Power Reduction Andrew B. Kahng Ψ Sherief Reda † Puneet Sharma Ψ Ψ University of California, San Diego † Brown.
Introduction to CMOS VLSI Design Circuit Families.
Circuit Families Adopted from David Harris of Harvey Mudd College.
1 adaptive body bias for reducing process variations nuno alves 19 / october / 2006.
Fall 06, Sep 14 ELEC / Lecture 5 1 ELEC / (Fall 2006) Low-Power Design of Electronic Circuits (Formerly ELEC / )
Lecture 5 – Power Prof. Luke Theogarajan
Introduction to CMOS VLSI Design Nonideal Transistors.
Leakage Efficient Chip-Level Dual-Vdd Assignment with Time Slack Allocation for FPGA Power Reduction Yan Lin and Lei He EE Department, UCLA Partially supported.
EE141 © Digital Integrated Circuits 2nd Combinational Circuits 1 Digital Integrated Circuits A Design Perspective Designing Combinational Logic Circuits.
Lecture 7: Power.
Trace-Based Framework for Concurrent Development of Process and FPGA Architecture Considering Process Variation and Reliability 1 Lerong Cheng, 1 Yan Lin,
1 Reconfigurable ECO Cells for Timing Closure and IR Drop Minimization TingTing Hwang Tsing Hua University, Hsin-Chu.
The CMOS Inverter Slides adapted from:
Z. Feng MTU EE4800 CMOS Digital IC Design & Analysis 10.1 EE4800 CMOS Digital IC Design & Analysis Lecture 10 Combinational Circuit Design Zhuo Feng.
1 EE 587 SoC Design & Test Partha Pande School of EECS Washington State University
EE466: VLSI Design Power Dissipation. Outline Motivation to estimate power dissipation Sources of power dissipation Dynamic power dissipation Static power.
ENGG 6090 Topic Review1 How to reduce the power dissipation? Switching Activity Switched Capacitance Voltage Scaling.
Power Reduction for FPGA using Multiple Vdd/Vth
EE415 VLSI Design DYNAMIC LOGIC [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]
A Class Presentation for VLSI Course by : Fatemeh Refan Based on the work Leakage Power Analysis and Comparison of Deep Submicron Logic Gates Geoff Merrett.
Dept. of Computer Science, UC Irvine
EE 447 VLSI Design Lecture 8: Circuit Families.
CMOS DYNAMIC LOGIC DESIGN
Ratioed Circuits Ratioed circuits use weak pull-up and stronger pull-down networks. The input capacitance is reduced and hence logical effort. Correct.
DCSL & LVDCSL: A High Fan-in, High Performance Differential Current Switch Logic Families Dinesh Somasekhaar, Kaushik Roy Presented by Hazem Awad.
Notices You have 18 more days to complete your final project!
Dual Winding Method of a BLDC Motor for Large Starting Torque and High Speed IEEE TRANSACTIONS ON MAGNETICS, VOL. 41, NO. 10, OCTOBER 2005 G. H. Jang and.
3. Logic Gate 3.1 Introduction static, fully complementary CMOS psudo-nMOS, domino logic 3.2 Combinational Logic Functions combinational logic ---- specification.
Lecture 10: Circuit Families. CMOS VLSI DesignCMOS VLSI Design 4th Ed. 10: Circuit Families2 Outline  Pseudo-nMOS Logic  Dynamic Logic  Pass Transistor.
Skewed Flip-Flop Transformation for Minimizing Leakage in Sequential Circuits Jun Seomun, Jaehyun Kim, Youngsoo Shin Dept. of Electrical Engineering, KAIST,
Outline Introduction: BTI Aging and AVS Signoff Problem
Charge Recycling in MTCMOS Circuits: Concept and Analysis
Introduction to CMOS VLSI Design Lecture 9: Circuit Families
Bi-CMOS Prakash B.
Dynamic Logic Dynamic Circuits will be introduced and their performance in terms of power, area, delay, energy and AT2 will be reviewed. We will review.
A Class presentation for VLSI course by : Maryam Homayouni
1 Practical Design and Performance Evaluation of Completion Detection Circuits Fu-Chiung Cheng Department of Computer Science Columbia University.
Z. Feng MTU EE4800 CMOS Digital IC Design & Analysis 6.1 EE4800 CMOS Digital IC Design & Analysis Lecture 6 Power Zhuo Feng.
Seok-jae, Lee VLSI Signal Processing Lab. Korea University
Dynamic Logic.
EE 466/586 VLSI Design Partha Pande School of EECS Washington State University
1 Recap: Lecture 4 Logic Implementation Styles:  Static CMOS logic  Dynamic logic, or “domino” logic  Transmission gates, or “pass-transistor” logic.
1 Clockless Logic Montek Singh Thu, Mar 2, Review: Logic Gate Families  Static CMOS logic  Dynamic logic, or “domino” logic  Transmission gates,
Lecture 10: Circuit Families
YASHWANT SINGH, D. BOOLCHANDANI
Alireza Shafaei, Shuang Chen, Yanzhi Wang, and Massoud Pedram
Lecture 10: Circuit Families
ELEC 6970: Low Power Design Class Project By: Sachin Dhingra
University of Colorado at Boulder
Combinational Circuit Design
Implementing Low-Power CRC-Half for RFID Circuits
Lecture 10: Circuit Families
Chapter 3b Leakage Efficient Chip-Level Dual-Vdd Assignment with Time Slack Allocation for FPGA Power Reduction Prof. Lei He Electrical Engineering Department.
Presentation transcript:

1 Dual Threshold Voltage Domino Logic Synthesis for High Performance with Noise and Power Constraint Seong-Ook Jung, Ki-Wook Kim and Sung-Mo (Steve) Kang DATE’02

2 Outline Introduction Simulation Results on Four Feasible Configuration Dual V t Domino Logic Synthesis Flow Experimental Results Conclusions

3 Introduction Domino logic Clock=0 : precharge Clock=1 : discharge(evaluate) Advantages : high performance Drawback : noise sensitive

4 Introduction noise Solution : increase keeper size Drawbacks : 1. increase power consumption 2. increase evaluation time

5 Introduction V t (threshold voltage) VtVt But exponential increase in subthreshold leakage current(I sub ) of transistors. performance

6 Introduction Tradeoff V t   evaluation time   I sub  keeper size   power consumption   evaluation time  Goal use low v t devices to speedup evaluation while maintaining power consumption and noise constraint.

7 Four Feasible Configuations low v t assignment to NMOS tree and/or PMOS transistor of output inverter.

8 Keeper Sizing for Feasible Configurations Increase keeper size ( width ) to satisfy noise constraint Noise Constraint Topmost NMOS transistors directly connected to 20% of Vdd Other NMOS transistors turn on with Vdd Fail if the output voltage of inverter is greater than 10% of Vdd

9 Keeper Sizing for Feasible Configurations

10 Evaluation Time(t E ) and Power normalized by HH type of each gate with 4:1 P:N ratio output inverter.

11 Power consumption in active mode 1. analyze the simulation result of domino logic gate with 4:1 P:N ratio output inverter. (1) LL type : fastest speed, highest power consumption (2) OR gate : LH slower than HL; Pact of LH greater than HL (3) AND gate : HL slower than LH; Pact is almost the same 2. analyze the effect of up-sizing PMOS transistor from 4:1 to 8:1. t E is improved by increasing the P:N ratio of output inverter (1) OR gate : t E of LL are almost the same (2) OR gate : P act increases (3) AND gate : P act almost the same

12 Leakage current in standby mode normalized by HH type of each gate with 4:1 P:N ratio output inverter. I leak is masured in standby mode by making all logic gates evaluated to reduce leakage I leak is determined by precharge PMOS and NMOS of output inverter (the same size and V t ) I leak is almost the same for all simulation case

13 Dual V t Domino Logic Synthesis Flow

14 Type selection for unmarked logic gates with power constraint (LL, LH and HL type) Dual V t Domino Logic Synthesis Flow For each gate in the critical paths, a proper type is selected for delay minimization with power constraint. Example: OR gate : LL, HL, LH, HH AND gate : LL,LH,HL, HH

15 Dual V t Domino Logic Synthesis Flow Gate selection based on performance sensitivity A gate is chosen such that performance of the gate is maximum.

16 Experimental Results t E - denotes critical path speed-up.(with respect to the initial circuits HH) P act +denotes total active power overhead.(with respect to the initial circuits HH)

17 Experimental Results Bold numbers : maximum speed-up for each benchmark circuit(maximum speed up range from 15.91% to 18.62% with 0.38% to 7.01% active power increase) Half of benchmark circuits achieve around 18% speed-up with less than 1% active power increase The average maximum speed up is 17.43% with 1.84% average active power increase.

18 Conclusions Tradeoffs need to be made among noise, power, and performance. Propose a dual V t synthesis method for high performance with noise (keeper sizing) and power constraint.