AR3BL2 Measurements at Penn 3 rd Assembled board November 9 04 FMN.

Slides:

Advertisements

Similar presentations

GSI Event-driven TDC with 4 Channels GET4

Advertisements

Selected Design Topics. Integrated Circuits Integrated circuit (informally, a chip) is a semiconductor crystal (most often silicon) containing the electronic.

Post Run13 MuTR/MuTrig Maintenance 1. Cathode Cable in mis-contact : South Station-1 Oct-5, Gap-2 2.

STAR Pixel Detector Phase-1 testing. 22 Testing interrupted LBNL-IPHC 06/ LG Lena Weronika Szelezniak born on May 30, 2009 at 10:04 am weighing.

Long RAnge Navigation version C

Readout Electronics Alexander Karakash & Natalia Kondrat’eva MEPHI for DESY.

The MAD chip: 4 channel preamplifier + discriminator.

Recent activities Jamie C 23 rd April Threshold scans in reset Concept –Perform a threshold scan while holding different parts of pixel in reset.

Cluster Processor Module : Status, test progress and plan Joint Meeting, Mainz, March 2003.

AR3BS1 #3 November 19, 2004 Mitch and Anton. Measurements DLL Lock works in all positions Timing scan shows expected ranges of BX and DX operation Voltage.

Other I/O LCD display Flash ROM Keyboard (PS/2) UART connectors.

Active Roof Repair Aids1 AR1FS Debugging Guide Critical Components Mitch Newcomer Feb 2005 **Note that this is a work in progress and will be updated from.

Signal Quality Study with Triple Jumper Board and EC board to PP Cable December 2, 2004 Mitch Newcomer.

Shaper Adjustment on AR1FS Board AR1 PRR May 25, 2004 (Measurements on Christopher Panel)

ARA Testbed Efficiency (Rough Cut) November 29 th Ben Rotter.

AR2FL July 22, 2004 Anton, Campion, Mitch. Remaining Issues / Status One AR3FL board was stuffed in April by Godwin has been examined carefully. All locations.

Uli Schäfer 1 JEM1: Status and plans JEM1.1 Status Plans.

Mixed Analog and Digital Circuit Boards for the ATLAS TRT Nandor Dressnandt, Godwin Mayers, Toni Munar, Mitch Newcomer, Rick Van Berg, Brig Williams University.

B wheel Board Gain Differences Mitch Newcomer May 5, 2005.

Active Boards Grounding and Shielding at Penn Near Term Plan for Barrel Boards –In parallel to board layout verification Study /optimize / map noise with.

Data Read Noise on AR1BL. AR1BL On Detector Noise Investigation Modified ARBL K0008 to reduce clock and data read pickup. Confirmed most conclusions from.

(a) (b) (c) (d). What is (1,2,3)  (3,4,2)? (a) (1, 2, 3, 4) (b) (1,2)  (3,4) (c) (1,3,4,2) (d) (3,1)  (4,2)

Max V Min V 1/e * (Max V – Min V) RF pickup signal (200 ps/pt averaged over 100 pts), 7.5 µs beam τTime (µs) Pickup voltage (V)

MPPC R&D status Kobe Univ. CALICE collaboration meeting Yuji SUDO Univ. of Tsukuba ~ contents ~ Introduction Linearity curve Recovery time.

26/06/2003Nigel Smale University of Oxford Introduction The BeetleMA0 back-up solution. A readout chip that complies to the LHCb read out specifications.

Linear Technology Corporation

Jean-Marie Bussat – January 31, FPPA2000 characterization history Sumary of tests done at LBNL.

CAEN November 15, 2002 Vandelli W. 1 Test Conditions Prototype fed by CAEN Module 2527 through 100 m long cables From channels status page on generator.

MonsonPeer Review – 5 December 2014 SPP/FIELDS LNPS PEER REVIEW Steven Monson University of Minnesota 1.

FEE Electronics progress Mezzanine manufacture progress FEE64 testing and VHDL progress Test mezzanine. Trial mechanical assembly 10th November 2009.

Outer Tracker meeting NIKEF 27 July Dirk Wiedner Status of the OT readout electronics in Heidelberg Dirk Wiedner, Physikalisches Institut der Universität.

Ondřej Svoboda for the ECAL group HADES collaboration meeting XXV, 19 – 23 November 2012 GSI.

AIDA FEE64 development report August 2010 Progress after Texas CAD work Manufacturing 25th August

S.Veneziano – INFN Roma July 2003 TDAQ week CMA LVL1 Barrel status ATLAS TDAQ week July 2003.

7 Nov 2007Paul Dauncey1 Test results from Imperial Basic tests Source tests Firmware status Jamie Ballin, Paul Dauncey, Anne-Marie Magnan, Matt Noy Imperial.

LNL 1 SLOW CONTROLS FOR CMS DRIFT TUBE CHAMBERS M. Bellato, L. Castellani INFN Sezione di Padova.

SCT Week -CERN- September 23, Defective ASIC’s A. Ciocio - LBNL.

Odd one out Can you give a reason for which one you think is the odd one out in each row? You need to give a reason for your answer. A: y = 2x + 2B: y.

TPAC1.1 Progress JC: Dec 8 th. Laser No further investigation of odd scans on V1.1 De-ionizing filter needs replacing – On order… Bulb needs replacing.

C. Combaret 11/10/ 2008 Status of the DHCAL m2 software C. Combaret IPNL.

NA62 Gigatracker Working Group Meeting 23 March 2010 Massimiliano Fiorini CERN.

Ideas about Tests and Sequencing C.N.P.Gee Rutherford Appleton Laboratory 3rd March 2001.

Physics 335 project update Anton Kapliy April 2007.

Fort Sill - POOF Tim Onasch, Mike Timko March 18, 2007 (day 0) LOG Day 1 – co-adds 2, used 1 multiply data by 2 Day 2 – IE used 34, should be 15, multiply.

CARDIAC meeting – 30 Sept 05 M3R3-M5R3-M5R4 FEE status.

March 9, 2005 HBD CDR Review 1 HBD Electronics Preamp/cable driver on the detector. –Specification –Schematics –Test result Rest of the electronics chain.

Mar. 18, 2009 HAPD ASIC Status Super KEKB Meeting 1 S.Nishida (KEK) S. Nishida HAPD ASIC Status Super KEKB Meeting Mar. 18, 2009 KEK.

Bandpass Filter Terminology f r Rejection A r Upper and Lower Rejection Frequencies Shape A r : SF = B r (A r )/B p.

SCT Readiness for Heavy Ion Collisions Dave Robinson on behalf of SCT 15/9/101Dave Robinson Heavy Ion Review.

Thanushan Kugathasan, CERN Plans on ALPIDE development 02/12/2014, CERN.

Information for the assembly of the test board w/ PMT and preamps

Sensor testing and validation plans for Phase-1 and Ultimate IPHC_HFT 06/15/ LG1.

AFE Meeting June 5, 2001 SIFT UPGRADE Marvin Johnson.

Multipixel Geiger mode photo-sensors (MRS APD’s) Yury Kudenko ISS meeting, KEK, 25 January 2006 INR, Moscow.

Physics 335 project update Anton Kapliy April 2007.

Sampling chip psTDC_02 Jean-Francois Genat – Herve Grabas Mary Heinz – Eric Oberla 1/27/ psTDC_02 presentation.

LC Power Distribution & Pulsing Workshop, May 2011 Super-ALTRO Demonstrator Test Results LC Power Distribution & Pulsing Workshop, May nd November.

KEK visit to Fermilab --- Week 2 - Made Interface Bread Board to allow KEK system to switch the clock phase. After resolving grounding issues, every thing.

US ALCT / AFEB Analog Test Results N.Bondar, T.Ferguson, N.Terentiev* EMU Meeting UCLA 01/10/2003.

1 Status report 2011/8/12 Atsushi Nukariya. 2 Progress ・ FPGA -> Revision is completed. -> Obtained data from front-end chip. ・ Software.

PArISROC Photomultiplier Array Integrated in Sige Read Out Chip Selma Conforti Frédéric Dulucq Christophe de La Taille Gisèle Martin-Chassard Wei

Week 22: Schematic Week 23-Week 27: Routing Gerber files have been available since 9th July 1st prototype: – PCB manufacturer: supervised by KIT – Cabling:

Powering tests with the PP2 regulator Laura Gonella Physikalisches Institut Uni Bonn.

Functional diagram of the ASD

Status of n-XYTER read-out chain at GSI

Chis status report.

Test of Link and Control Boards with LHC like beam, CERN, May 2003

The ATLAS LAr. Calibration board K. Jakobs, U. Schaefer, D. Schroff

Presentation transcript:

AR3BL2 Measurements at Penn 3 rd Assembled board November 9 04 FMN

3BL2 with/without 10pF Load Clock Min - Max 300KHz Rate

3BL2 Test Pulse Scan Shaping Controll 0,0 and 1,1 Test Pulse not functional in this location #46 even after replacement of DTMROC. Board layout appears OK using DVM and examining Gerbers. All 3BL2, 1 locations OK for even and Odd test pulse lines.

Data Read Tests Delay from First L1A 1.0us and 3.18uS ( “in time”)

3BL2 Data Read Noise Data Out Load Board “ In time ” Delay from First L1A 3.18uS

3BL2 Measurement Summary Threshold scans OK. Clock, Data pickup very low. A dditional Tests Performed DLL lock at 2.4V All locations locked. Voltage /Temp Readout - all locations as expexted. BX / DX delay scans look reasonable. ?? test pulse ?? High Threshold --- not done yet