Light Sensor by Jonathan Pham & Cherub Harder ECE 4437 Dr. Glover.

Slides:



Advertisements
Similar presentations
Cortex-M3 Implementation Overview. Chapter 6 in the reference book.
Advertisements

8086 [2] Ahad. Internal! External? 8086 vs _bit Data Bus 20_bit Address 8_bit Data Bus 20_bit Address Only external bus of 8088 is.
Input and Output CS 215 Lecture #20.
Programmable Interval Timer
9/20/6Lecture 3 - Instruction Set - Al1 The Hardware Interface.
Reflectance Sensor Array: Line sensing Team: Grounded Rachel Kmetz, Matthew Forsyth, Austin Meirick, and Levi Eisel.
COMP3221: Microprocessors and Embedded Systems Lecture 15: Interrupts I Lecturer: Hui Wu Session 1, 2005.
Implementing interrupt driven IO. Why use interrupt driven IO? Positive points –Allows asynchronous operation of IO events –Good use of resources –Leads.
Overview Memory definitions Random Access Memory (RAM)
1 TK2633TK Microprocessor Architecture DR MASRI AYOB.
Registers –Flip-flops are available in a variety of configurations. A simple one with two independent D flip-flops with clear and preset signals is illustrated.
Registers  Flip-flops are available in a variety of configurations. A simple one with two independent D flip-flops with clear and preset signals is illustrated.
Hardware/software Interfacing. Page 2 Interrupt handling and using internal timer Two way for processor to accept external input: Waiting for input: Processor.
1 Interrupts INPUT/OUTPUT ORGANIZATION: Interrupts CS 147 JOKO SUTOMO.
1 ECE 263 Embedded System Design Lessons 2, 3 68HC12 Hardware Overview, Subsystems, and memory System.
Group 7 Jhonathan Briceño Reginal Etienne Christian Kruger Felix Martinez Dane Minott Immer S Rivera Ander Sahonero.
Cortex-M3 Debugging System
©Alex Doboli Chapter 3: Hardware and Software Subsystems of Mixed-Signal Architectures (Part II) Alex Doboli, Ph.D. Department of Electrical and Computer.
CORTEX-M0 Structure Discussion 2 – Core Peripherals
Input and Output Computer Organization and Assembly Language: Module 9.
ELEC4601 Microprocessor systems Lab 3 Tutorial
MICROPROCESSOR INPUT/OUTPUT
Faculty of Computer Science © 2006 CMPUT 229 Input and Output Devices Pooling and Interrupts.
Spring EE 437 Lillevik 437s06-l8 University of Portland School of Engineering Advanced Computer Architecture Lecture 8 Project 3: memory agent Programmed.
1 ARM University Program Copyright © ARM Ltd 2013 General Purpose I/O.
MCU: Interrupts and Timers Ganesh Pitchiah. What’s an MCU ?
Digital to Analogue Converter
ECE 447 Fall 2009 Lecture 10: TI MSP430 Timers and Capture Modes.
Chapter 2: Computer-System Structures 2.1 Computer System Operation 2.5 Hardware Protection 2.6 Network Structure.
Timers.
Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use ECE/CS 352: Digital Systems.
Computer Architecture Lecture 2 System Buses. Program Concept Hardwired systems are inflexible General purpose hardware can do different tasks, given.
Light Sensors ECE 4437 Dr. J. Glover Team 9: Jitin George Zachary Freeman.
INTRODUCTION TO PIC MICROCONTROLLER. Overview and Features The term PIC stands for Peripheral Interface Controller. Microchip Technology, USA. Basically.
Computer Organization CDA 3103 Dr. Hassan Foroosh Dept. of Computer Science UCF © Copyright Hassan Foroosh 2002.
CSCI1600: Embedded and Real Time Software Lecture 9: Input Output Concepts Steven Reiss, Fall 2015.
Processor Memory Processor-memory bus I/O Device Bus Adapter I/O Device I/O Device Bus Adapter I/O Device I/O Device Expansion bus I/O Bus.
Bootable Programs Building an O/S. Basic Requirements of any O/S Respond to interrupts (all kinds) Preserve user environment Protect users and self from.
Copyright © 2007 by Curt Hill Interrupts How the system responds.
Input Output Techniques Programmed Interrupt driven Direct Memory Access (DMA)
Architectural Considerations A Review of Some Architectural Concepts.
Line Sensing 101 TEAM SpeedRacers _______Team Leader _______ Hardware Specialist _______ Software Specialist _______ Assistant 1.
CS-280 Dr. Mark L. Hornick 1 Sequential Execution Normally, CPU sequentially executes instructions in a program Subroutine calls are synchronous to the.
1 Device Controller I/O units typically consist of A mechanical component: the device itself An electronic component: the device controller or adapter.
Lab 2 Microprocessor MPC430F2274 MSP-430 Architecture.
Application Case Study Christmas Lights Controller
Application Case Study Security Camera Controller
Microcontrollers, Basics Tips and Tricks with PIC MCUs
Everybody.
68HC11 Interrupts & Resets.
EI205 Lecture 13 Dianguang Ma Fall 2008.
Protection of System Resources
Activities so far Meeting at Imperial, Paul and Matt
Dr. Michael Nasief Lecture 2
8085 Microprocessor Architecture
An Introduction to Microprocessor Architecture using intel 8085 as a classic processor
The Hardware Interface
Line Sensing 101 TEAM SpeedRacers _______ Team Leader
4-Bit Counter Spencer Canavan.
Timers.
Module 2: Computer-System Structures
Digital Control Systems Waseem Gulsher
Md. Mojahidul Islam Lecturer Dept. of Computer Science & Engineering
Md. Mojahidul Islam Lecturer Dept. of Computer Science & Engineering
Lecture 3 - Instruction Set - Al
RTL Design Methodology
Programmable Interval Timer
Module 2: Computer-System Structures
COMP3221: Microprocessors and Embedded Systems
Module 2: Computer-System Structures
Presentation transcript:

Light Sensor by Jonathan Pham & Cherub Harder ECE 4437 Dr. Glover

QTR-3RC Reflectance Sensor Array Packs three LED/phototransistor pairs Each sensor provides a separate digital I/O-measurable voltage output Sensors spaced at intervals of ″ (9.525 mm)

Light Sensor Schematic

Interfacing the Outputs to Digital I/O Lines Set the I/O line to an output and drive it high. Wait several microseconds to give the 2.2 nF capacitor node time to reach 5 V. Make the I/O line an input (high impedance). Measure the time for the capacitor node voltage to decay by waiting for the I/O line to go low.

Reflectance Time Strong Reflectance(Light) - decay time can be as low as several microseconds No Reflectance(Black) – decay time can be as high as a few milliseconds

NVIC( Nested Vector Interrupt Controller) Provides global interrupt masking( 154 interrupt sources), prioritization( 8 levels), and handler dispatching Supplies address of function to handle interrupt directly instead of putting interrupt handler in query spmu298a_TivaWare_Peripheral_Driver_ Lib.pdf spmu298a_TivaWare_Peripheral_Driver_ Lib.pdf

HWREG( hardware register) A macro that expands to the absolute address of hardware register( 32-bit address!!!) read and write Allow to read and write into the hardware register

Enable Counter

Enable Counter(cont.) NVIC_DBG_INT defined in hw_nvic.h TRCENA( Trace Enable) Must be set to 1 to use the trace/ debug blocks DWT( Data Watchpoint and Trace) Allows us to use DWT( Data Watchpoint and Trace)

Enable Counter(cont.) DWT register contains counters for clock cycles and other miscellaneous things DWT_Base + DWT _O_CYCCNT (E )– Register that contains the counter DWT_Base (E )– Register that enables counter

R EFLECTANCE S ENSOR W E W ILL U SE QTR-1RC Reflectance Sensor QTR-1RC QTR-3RC

Coding Set the I/O line to an output and drive it high Allow at least 10us for the 10-nF capacitor to charge Make the I/O line an input (high impedance) Measure the time for the capacitor to discharge by waiting for the I/O line to go low

Coding Set the I/O line to an output and drive it high Step 1:

Coding Allow at least 10us for the 10-nF capacitor to charge Step 2:

Coding Make the I/O line an input (high impedance) Step 3:

Coding Measure the time for the capacitor to discharge by waiting for the I/O line to go low Step 4:

Coding

Extras

Extras