Real-Time DSP Multiprocessor Implementation for Future Wireless Base-Station Receivers Bryan Jones, Sridhar Rajagopal, and Dr. Joseph Cavallaro.

Slides:



Advertisements
Similar presentations
Multiuser Detection for CDMA Systems
Advertisements

1 Multi-user Detection Gwo-Ruey Lee. Wireless Access Tech. Lab. CCU Wireless Access Tech. Lab. 2 Outlines Multiple Access Communication Synchronous CDMA.
A Novel Finger Assignment Algorithm for RAKE Receivers in CDMA Systems Mohamed Abou-Khousa Department of Electrical and Computer Engineering, Concordia.
Development of Parallel Simulator for Wireless WCDMA Network Hong Zhang Communication lab of HUT.
MotoHawk Training Model-Based Design of Embedded Systems.
Multiuser Detection in CDMA A. Chockalingam Assistant Professor Indian Institute of Science, Bangalore-12
VIPER DSPS 1998 Slide 1 A DSP Solution to Error Concealment in Digital Video Eduardo Asbun and Edward J. Delp Video and Image Processing Laboratory (VIPER)
Real-Time Video Analysis on an Embedded Smart Camera for Traffic Surveillance Presenter: Yu-Wei Fan.
1 ENERGY: THE ROOT OF ALL PERVASIVENESS Anthony Ephremides University of Maryland April 29, 2004.
Partial Parallel Interference Cancellation Based on Hebb Learning Rule Taiyuan University of Technology Yanping Li.
EE360: Lecture 8 Outline Multiuser Detection
King Fahd University of Petroleum &Minerals Electrical Engineering Department EE-400 presentation CDMA systems Done By: Ibrahim Al-Dosari Mohammad.
DSP online algorithms for the ATLAS TileCal Read Out Drivers Cristobal Cuenca Almenar IFIC (University of Valencia-CSIC)
1 Multiuser Detection for CDMA Anders Høst-Madsen (with contributions from Yu Jaechon, Ph.D student) TRLabs & University of Calgary.
STUDY OF DS-CDMA SYSTEM AND IMPLEMENTATION OF ADAPTIVE FILTERING ALGORITHMS By Nikita Goel Prerna Mayor Sonal Ambwani.
Using FPGAs with Embedded Processors for Complete Hardware and Software Systems Jonah Weber May 2, 2006.
1 Lecture 9: Diversity Chapter 7 – Equalization, Diversity, and Coding.
FPGA Based Fuzzy Logic Controller for Semi- Active Suspensions Aws Abu-Khudhair.
For 3-G Systems Tara Larzelere EE 497A Semester Project.
Implementation Issues for Channel Estimation and Detection Algorithms for W-CDMA Sridhar Rajagopal and Joseph Cavallaro ECE Dept.
DSPs in Wireless Communication Systems Vishwas Sundaramurthy Electrical and Computer Engineering Department, Rice University, Houston,TX.
An Application Of The Divided Difference Filter to Multipath Channel Estimation in CDMA Networks Zahid Ali, Mohammad Deriche, M. Andan Landolsi King Fahd.
1 Techniques to control noise and fading l Noise and fading are the primary sources of distortion in communication channels l Techniques to reduce noise.
CDMA Technologies for Cellular Phone System Week 16 Lecture 1.
6: Wireless and Mobile Networks6-1 Chapter 6 Wireless and Mobile Networks Computer Networking: A Top Down Approach Featuring the Internet, 3 rd edition.
A bit-streaming, pipelined multiuser detector for wireless communications Sridhar Rajagopal and Joseph R. Cavallaro Rice University
Multiuser Detection (MUD) Combined with array signal processing in current wireless communication environments Wed. 박사 3학기 구 정 회.
Efficient VLSI architectures for baseband signal processing in wireless base-station receivers Sridhar Rajagopal, Srikrishna Bhashyam, Joseph R. Cavallaro,
ASIP Architecture for Future Wireless Systems: Flexibility and Customization Joseph Cavallaro and Predrag Radosavljevic Rice University Center for Multimedia.
RICE UNIVERSITY DSPs for 4G wireless systems Sridhar Rajagopal, Scott Rixner, Joseph R. Cavallaro and Behnaam Aazhang This work has been supported by Nokia,
TI DSPS FEST 1999 Implementation of Channel Estimation and Multiuser Detection Algorithms for W-CDMA on Digital Signal Processors Sridhar Rajagopal Gang.
NTUEE Confidential Toward MIMO MC-CDMA Speaker : Pei-Yun Tsai Advisor : Tzi-Dar Chiueh 2004/10/25.
Iterative Multi-user Detection for STBC DS-CDMA Systems in Rayleigh Fading Channels Derrick B. Mashwama And Emmanuel O. Bejide.
Efficient VLSI architectures for baseband signal processing in wireless base-station receivers Sridhar Rajagopal Srikrishna Bhashyam, Joseph R. Cavallaro,
RICE UNIVERSITY DSP architectures for wireless communications Sridhar Rajagopal Department of Electrical and Computer Engineering Rice University, Houston.
RICE UNIVERSITY “Joint” architecture & algorithm designs for baseband signal processing Sridhar Rajagopal and Joseph R. Cavallaro Rice Center for Multimedia.
RICE UNIVERSITY Advanced Wireless Receivers: Algorithmic and Architectural Optimizations Suman Das Rice University Department of Electrical and Computer.
VIRGINIA POLYTECHNIC INSTITUTE & STATE UNIVERSITY MOBILE & PORTABLE RADIO RESEARCH GROUP MPRG Multiuser Detection with Base Station Diversity IEEE International.
VIRGINIA POLYTECHNIC INSTITUTE & STATE UNIVERSITY MOBILE & PORTABLE RADIO RESEARCH GROUP MPRG Combined Multiuser Detection and Channel Decoding with Receiver.
RICE UNIVERSITY DSPs for future wireless systems Sridhar Rajagopal.
DSP Architectural Considerations for Optimal Baseband Processing Sridhar Rajagopal Scott Rixner Joseph R. Cavallaro Behnaam Aazhang Rice University, Houston,
Implementing algorithms for advanced communication systems -- My bag of tricks Sridhar Rajagopal Electrical and Computer Engineering This work is supported.
Pipelining and number theory for multiuser detection Sridhar Rajagopal and Joseph R. Cavallaro Rice University This work is supported by Nokia, TI, TATP.
RICE UNIVERSITY On the architecture design of a 3G W-CDMA/W-LAN receiver Sridhar Rajagopal and Joseph R. Cavallaro Rice University Center for Multimedia.
Implementing Multiuser Channel Estimation and Detection for W-CDMA Sridhar Rajagopal, Srikrishna Bhashyam, Joseph R. Cavallaro and Behnaam Aazhang Rice.
Designing MIMO Modems on FPGAs Using Simulink
Overview of Implementation Issues for Multitier Networks on DSPs Joseph R. Cavallaro Electrical & Computer Engineering Dept. Rice University August 17,
EC 2401*** WIRELESS COMMUNICATION. Why Wireless Benefits – Mobility: Ability to communicate anywhere!! – Easier configuration, set up and lower installation.
SR: 599 report Channel Estimation for W-CDMA on DSPs Sridhar Rajagopal ECE Dept., Rice University Elec 599.
Algorithms and Architectures for Future Wireless Base-Stations Sridhar Rajagopal and Joseph Cavallaro ECE Department Rice University April 19, 2000 This.
Efficient VLSI architectures for baseband signal processing in wireless base-station receivers Sridhar Rajagopal, Srikrishna Bhashyam, Joseph R. Cavallaro,
Optimal Sequence Allocation and Multi-rate CDMA Systems Krishna Kiran Mukkavilli, Sridhar Rajagopal, Tarik Muharemovic, Vikram Kanodia.
 Abbreviation of fourth generation wireless technology  It will provide a comprehensive IP solution where voice, data and multimedia can be given to.
Channel Equalization in MIMO Downlink and ASIP Architectures Predrag Radosavljevic Rice University March 29, 2004.
Sridhar Rajagopal Bryan A. Jones and Joseph R. Cavallaro
A programmable communications processor for future wireless systems
Sridhar Rajagopal April 26, 2000
Optimal Sequence Allocation and Multi-rate CDMA Systems
How to ATTACK Problems Facing 3G Wireless Communication Systems
Sridhar Rajagopal and Joseph R. Cavallaro Rice University
Modeling of RF in W-CDMA with SystemView
Sridhar Rajagopal and Joseph R. Cavallaro Rice University
DSPs for Future Wireless Base-Stations
On-line arithmetic for detection in digital communication receivers
Modeling of RF in W-CDMA with SystemView
Sridhar Rajagopal, Srikrishna Bhashyam,
DSP Architectures for Future Wireless Base-Stations
On-line arithmetic for detection in digital communication receivers
Suman Das, Sridhar Rajagopal, Chaitali Sengupta and Joseph R.Cavallaro
DSPs for Future Wireless Base-Stations
Presentation transcript:

Real-Time DSP Multiprocessor Implementation for Future Wireless Base-Station Receivers Bryan Jones, Sridhar Rajagopal, and Dr. Joseph Cavallaro

Wireless Information Applicance – RENE Home Area Wireless LAN High Speed Office Wireless LAN Outdoor CDMA Cellular Network

Home Area Wireless LAN Wireless Information Applicance – RENE High Speed Office Wireless LAN Outdoor CDMA Cellular Network

Wireless Information Appliance Challenges: Higher data rates Longer battery life (lower power signals) noise MAI reflections base station fading attenuation multipath

Wireless Information Appliance Solution: Advanced DS-CDMA joint multiuser channel estimation and detection Fixed-point friendly Focus on baseband processing Real-world: Asynchronous Fading channel Performance includes both estimation and detection

Outline Algorithms for joint estimation and detection Wireless testbed (Simulink + RealSync) Multiprocessor implementation Results and conclusions

As each bit arrives: Form cross- and auto-correlation matrices from windowed data Algorithms – channel estimation R bb, R br downdate update 0 (newest) L (oldest)Window index: … … Pilot bits or Detected bits Chips from antenna b r

As each bit arrives: Update channel estimate iteratively: becomes  controls convergence behavior. A contains both amplitude and delay information for each user. Algorithms – channel estimation

Algorithms – detection (CMF) Separate odd and even columns of channel estimate Form initial estimate of users’ bits via code-matched filtering Soft: Hard:

Form L, R, C matrices from channel estimate Improve estimate of users’ bits via parallel interference cancellation Algorithms – detection (PIC)

Outline Algorithms for joint estimation and detection Wireless testbed (Simulink + RealSync) Multiprocessor implementation Results and conclusions

Wireless testbed – Simulink Provide a rapid development / debug environment Generate data for a varieties of SNRs, users, spreading codes, channels Determine bit error rate

Wireless testbed – Simulink Joint estimation and detection runs on DSP, while data generation, analysis runs on host!

Wireless testbed – RealSync Simulink in Simulink out RealSync S-function PutMatrix(out)GetMatrix(in1, in2) Estimate, detect DSP

Outline Algorithms for joint estimation and detection Wireless testbed (Simulink + RealSync) Multiprocessor implementation Results and conclusions

Multiprocessor implementation Sundance multi-processor board with 3L Diamond multi-P OS Twin TI TMS320C6701 processors Twin Xilinx Virtex 300K gate FPGAs 3L software allows easy reconfiguration of programs, tasks among processors

Multiprocessor implementation Interprocessor communication via comm-ports (no shared 5MB/sec. Blocks during data transfer. Task partitioning: estimator on one processor, detector on the other. Goal: keep both processors maximally busy

Outline Algorithms for joint estimation and detection Wireless testbed (Simulink + RealSync) Multiprocessor implementation Results and conclusions

Results – static single proc.

Results – static single vs. dual

Results – tracking single vs. dual

Conclusions Performance measures should include channel estimation and detection time. Estimation and detection map well to a dual-processor implementation. “The right algorithms, the right tools… the real world”