J. C. Tinoco and J.-P. Raskin MOS-AK – 2008 J. C. Tinoco and J.-P. Raskin Université catholique de Louvain Microwave Laboratory B-1348 Louvain-la-Neuve,

Slides:



Advertisements
Similar presentations
R. van Langevelde, A.J. Scholten Philips Research, The Netherlands
Advertisements

(Neil weste p: ).  A MOS transistor is a majority-carrier device, in which the current in a conducting channel between the source and the drain.
Institut für Theoretische Elektrotechnik Dipl.-Ing. Jan Bremer Large Signal Modeling of Inversion-Mode MOS Varactors in VCOs MOS-AK Meeting April.
Comparison of the Behavior of MOSFET Transistors Described in Hardware Description Languages Aravind Gurumurthy M.S Thesis Defense Presentation Committee.
Transistors These are three terminal devices, where the current or voltage at one terminal, the input terminal, controls the flow of current between the.
SINGLE-STAGE AMPLIFIERS
Design of RF CMOS Low Noise Amplifiers Using a Current Based MOSFET Model Virgínia Helena Varotto Baroncini Oscar da Costa Gouveia Filho.
Differential Amplifiers
© Estoril – 19 September 2003 Advanced Compact Modeling Workshop MOSFETs Flicker Noise Modeling For Circuit Simulation Montpellier University A. Laigle,
© Digital Integrated Circuits 2nd Devices Digital Integrated Circuits A Design Perspective The Devices Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic.
ELEC Lecture 191 ELEC 412 RF & Microwave Engineering Fall 2004 Lecture 19.
Noise in BJT The objective is to determine, and for a bipolar transistor. The hybrid- model that includes the noise sources is shown below Fig 5-3 The.
Lecture 19 ANNOUNCEMENTS OUTLINE Common-gate stage Source follower
Digital Integrated Circuits A Design Perspective
EE105 Fall 2007Lecture 19, Slide 1Prof. Liu, UC Berkeley Lecture 19 OUTLINE Common-gate stage Source follower Reading: Chapter
Week 9a OUTLINE MOSFET ID vs. VGS characteristic
Why study SOI MOSFETs nonlinearities ?
© Electronics Recall Last Lecture The MOSFET has only one current, I D Operation of MOSFET – NMOS and PMOS – For NMOS, V GS > V TN V DS sat = V GS – V.
Chapter 5 Differential and Multistage Amplifier
Noise and Random Telegraph Signals in Nanoelectronic Devices Zeynep Çelik-Butler Electrical Engineering Department University of Texas at Arlington Arlington,
Spring 2007EE130 Lecture 38, Slide 1 Lecture #38 OUTLINE The MOSFET: Bulk-charge theory Body effect parameter Channel length modulation parameter PMOSFET.
Chapter 13 Small-Signal Modeling and Linear Amplification
Semiconductor Devices III Physics 355. Transistors in CPUs Moore’s Law (1965): the number of components in an integrated circuit will double every year;
EE130/230A Discussion 11 Peng Zheng.
Field-Effect Transistor
1/f noise in devices 전광선.
Digital Integrated Circuits© Prentice Hall 1995 Introduction The Devices.
Part B-3 AMPLIFIERS: Small signal low frequency transistor amplifier circuits: h-parameter representation of a transistor, Analysis of single stage transistor.
CHAPTER 7 Junction Field-Effect Transistors. OBJECTIVES Describe and Analyze: JFET theory JFETS vs. Bipolars JFET Characteristics JFET Biasing JFET Circuits.
ECE 342 Electronic Circuits 2. MOS Transistors
Simple and Accurate Approach to Implement the Complex Trans-Conductance in Time- Domain Simulators M. Homayouni, D. Schreurs, and B. Nauwelaers K.U.Leuven,
The Devices Digital Integrated Circuit Design Andrea Bonfanti DEIB
Norhayati Soin 06 KEEE 4426 WEEK 7/1 6/02/2006 CHAPTER 2 WEEK 7 CHAPTER 2 MOSFETS I-V CHARACTERISTICS CHAPTER 2.
Field Effect Transistors By Er. S.GHOSH
20/03/2003 Impact of Carbon on short channel behavior in deep submicronic N MOSFET’s 4 th European Workshop on Ultimate Integration of Silicon Impact of.
ECE 340 ELECTRONICS I MOS APPLICATIONS AND BIASING.
Grace Xing---EE30357 (Semiconductors II: Devices) 1 EE 30357: Semiconductors II: Devices Lecture Note #19 (02/27/09) MOS Field Effect Transistors Grace.
1 Fundamentals of Microelectronics  CH1 Why Microelectronics?  CH2 Basic Physics of Semiconductors  CH3 Diode Circuits  CH4 Physics of Bipolar Transistors.
1 Small-Signal Modeling Dr. David W. Graham West Virginia University Lane Department of Computer Science and Electrical Engineering © 2010 David W. Graham.
Comparative Analysis of the RF and Noise Performance of Bulk and Single-Gate Ultra-thin SOI MOSFETs by Numerical Simulation M.Alessandrini, S.Eminente,
A NEW METHOD TO STABILIZE HIGH FREQUENCY HIGH GAIN CMOS LNA RF Communications Systems-on-chip Primavera 2007 Pierpaolo Passarelli.
1 Fundamentals of Microelectronics  CH1 Why Microelectronics?  CH2 Basic Physics of Semiconductors  CH3 Diode Circuits  CH4 Physics of Bipolar Transistors.
The threshold voltage for long channel transistors V T0 is defined as: Eindhoven MOS-AK Meeting April 4, 2008 Eindhoven MOS-AK Meeting April 4, 2008 Accurate.
Structure and Operation of MOS Transistor
MOSFET DC circuit analysis Common-Source Circuit
Short-channel Effects in MOS transistors
EE210 Digital Electronics Class Lecture 6 May 08, 2008.
Junction Field Effect Transistor
MOSFET Current Voltage Characteristics Consider the cross-sectional view of an n-channel MOSFET operating in linear mode (picture below) We assume the.
EE141 © Digital Integrated Circuits 2nd Devices 1 Digital Integrated Circuits A Design Perspective The Devices Jan M. Rabaey Anantha Chandrakasan Borivoje.
SJTU Zhou Lingling1 Chapter 5 Differential and Multistage Amplifier.
Recall Lecture 17 MOSFET DC Analysis 1.Using GS (SG) Loop to calculate V GS Remember that there is NO gate current! 2.Assume in saturation Calculate I.
Characterization of FD-SOI MOSFETs Based on EKV model Daniel Tomaszewski 1, Denis Flandre 2, Piotr Grabiec 1, Andrzej Kociubinski 1, Christian Renaux 2,
Field Effect Transistor (FET)
CP 208 Digital Electronics Class Lecture 6 March 4, 2009.
Chapter 14 Introduction to Regression Analysis. Objectives Regression Analysis Uses of Regression Analysis Method of Least Squares Difference between.
ECE 333 Linear Electronics
Damu, 2008EGE535 Fall 08, Lecture 21 EGE535 Low Power VLSI Design Lecture #2 MOSFET Basics.
SILVER OAK COLLEGE OF ENGG. & TECHNOLOGY  SUB – Electronics devices & Circuits  Topic- JFET  Student name – Kirmani Sehrish  Enroll. No
MOSFET Basic FET Amplifiers The MOSFET Amplifier
Analog Integrated Circuits Lecture 1: Introduction and MOS Physics ELC 601 – Fall 2013 Dr. Ahmed Nader Dr. Mohamed M. Aboudina
2.1Intercepts;Symmetry;Graphing Key Equations
Review for Final Exam MOSFET and BJT Basis of amplifiers
Analysis of a MOSFET operating as an RF power detector
HW#10 will be posted tonight
FET Amplifiers.
HW#10 will be posted tonight
MOSFETs - An Introduction
CHAPTER 8.
JFET Junction Field Effect Transistor.
Presentation transcript:

J. C. Tinoco and J.-P. Raskin MOS-AK – 2008 J. C. Tinoco and J.-P. Raskin Université catholique de Louvain Microwave Laboratory B-1348 Louvain-la-Neuve, Belgium RF Extraction Techniques for Series Resistances of MOSFETs

J. C. Tinoco and J.-P. Raskin MOS-AK – OUTLINE Introduction Bracale´s Method Bracale´s Modified Method Results Conclusions

J. C. Tinoco and J.-P. Raskin MOS-AK – INTRODUCTION Different methods have been developed to determine the extrinsic series resistances. They can be divided in two groups: DC and RF methods. DC MethodsRF Methods  It is not possible to extract independently the drain and source resistances: R T = R d + R s  It is not possible to determine the gate resistance. It is possible to extract independently the drain, source and gate resistances. Device biased under different conditions. Requires the equivalent circuit analysis.

J. C. Tinoco and J.-P. Raskin MOS-AK – INTRODUCTION The main RF methods are: Lovelace, Torres-Torres, Raskin and Bracale.  Lovelace and Torres-Torres´ methods are quite sensitive to noise.  Signal pre-treatments do not improve the extraction. Lovelace Torres-Torres

J. C. Tinoco and J.-P. Raskin MOS-AK – INTRODUCTION Bracale Raskin  Raskin´s method also is quite sensitive to noise.  Signal pre-treatments seem to improve the extraction.  For deep-submicron devices its application seems limited.  Bracale´s method is less sensitive to noise.  Fails to determine the correct resistance values.  Deep analysis is necessary for the Bracale´s method

J. C. Tinoco and J.-P. Raskin MOS-AK – Bracale´s Method Bias:V DS = 0 V & V GS >V T G mi → 0 Assumptions:  Perfectly symmetric Device:C gsi = C gdi = C  Constant mobility

J. C. Tinoco and J.-P. Raskin MOS-AK – INTRODUCTIONBracale´s Method Impedance Relationships: 

J. C. Tinoco and J.-P. Raskin MOS-AK – Bracale´s Method Linear regression of the impedance relationship respect to the inverse of the gate overdrive. The intercept gives the corresponding series resistance.

J. C. Tinoco and J.-P. Raskin MOS-AK – Bracale´s Method Extraction MethodsR se R de R ge Classical Bracale Used in Simulations335 The extracted values differ from the values used in the simulations. It is necessary to review the assumptions made:  Perfectly symmetric Device:C gsi = C gdi = C  Constant mobility

J. C. Tinoco and J.-P. Raskin MOS-AK – Bracale´s Modified Method Mobility degradation coefficient: The inverse of the output conductance is a linear function of the inverse of the gate overdrive: The slope “s” and the intercept “b” are: And thus:

J. C. Tinoco and J.-P. Raskin MOS-AK – Bracale´s Modified Method The impedance relationships will be expressed as: They follow linear function respect to the inverse of the gate overdrive, the slope “x” will be:  Extraction MethodsR se R de R ge Classical Bracale Mobility degradation included Used in Simulations335

J. C. Tinoco and J.-P. Raskin MOS-AK – Bracale´s Modified Method  The mobility degradation strongly affects the extraction accuracy. Considering non-perfectly symmetry, the impedance relationships will be expressed as: Where k = C gs /C gd is called the asymmetry coefficient.

J. C. Tinoco and J.-P. Raskin MOS-AK – Bracale´s Modified Method Overcome the limitations of the classical method.  Non-perfectly symmetry is considered.  Mobility degradation coefficient is included (θ). Thus, the extracted series resistances will be obtained as: Extraction MethodsR se R de R ge Classical Bracale Mobility and asymmetry included Used in Simulations335

J. C. Tinoco and J.-P. Raskin MOS-AK – Bracale´s Modified Method Asymmetry coefficient: The imaginary part of the impedance parameters follow the next relationships: Thus, we can obtain k as:

J. C. Tinoco and J.-P. Raskin MOS-AK – Results ELDO software was used to simulate the S-Parameters of Partially- Depleted 0.13 µm SOI n-MOSFETs. The BSIM3SOI model from ST-Microelectronics was used. R se = R de = 3  & R ge = 5 

J. C. Tinoco and J.-P. Raskin MOS-AK – Results  = 0.6 R se = 3 

J. C. Tinoco and J.-P. Raskin MOS-AK – Results R de = 3.2  R ge = 4.85  Extraction MethodsR se R de R ge Classical Bracale Mobility degradation included Mobility and asymmetry included Used in Simulations335

J. C. Tinoco and J.-P. Raskin MOS-AK – Conclusions  Original Bracale´s method does not allow accurate extraction of the series resistances.  The main limitations of this method are: the carrier mobility degradation and transistor asymmetry.  A new procedure was established, where the both effects are included.   is obtained from DC output conductance measurements.  k is obtained as the ratio of the imaginary part of Z- parameters.  The new procedure allows to determine the correct resistance values.