May 16, 20001. 2 Data Transfer & Framework John Garney Hub Working Group Chair Intel Corporation John Garney Hub Working Group Chair Intel Corporation.

Slides:



Advertisements
Similar presentations
May 16, Edition2 USB Hub Designs John Garney Hub Working Group Chair, Intel Corporation Schumann Rafizadeh VP Engineering, Yi Shi Tong John.
Advertisements

Primary Author: Girish Verma Secondary Author(s): Navya Prabhakar Presenter: Navya Prabhakar Company/Organization: CircuitSutra USB Modeling Quick Start.
May 9, High Speed Protocol Additions John Garney USB2.0 Hub Working Group Chair Intel Corporation John Garney USB2.0 Hub Working Group Chair Intel.
May 16, USB 2.0 Compliance And Tools Kosta Koeman Software Engineer Intel Architecture Labs Intel.
Protocol Layer Bottom-up view of the USB protocol Bottom-up view of the USB protocol –Byte/Bit Ordering –SYNC Field –Packet Field Formats PID Field PID.
Universal Serial Bus Grant Heileman. The History of USB In 1994 a collaborative effort to design a standard for peripheral devices was made between Compaq,
October 10, USB 2.0 Host Controllers (EHCI Specification) John S. Howard Intel Corporation.
May 17, USB 2.0 Hub Details John Garney Hub Working Group Chair Intel Corporation John Garney Hub Working Group Chair Intel Corporation.
USB: Data Flow Sukesh Shenoy. USB implementation areas.
1 USB 2.0 Specification  General Description  From where we could begin the work  What would be valid to do?  Main doubts  What is OTG (On the Go)
1 USB 2.0 Specification  General Description  What is OTG (On the Go)  From where we could begin the work  What would be valid to do?
USB – An Overview Group 3 Kaushik Nandha Bikram What is the Universal Serial bus (USB)? Is a cable bus that supports data exchange between a host computer.
Anush Rengarajan Feng Zheng Thomas Madaelil
USB 2.0 INTRODUCTION NTUT CSIE 學 生:許家豪 指導教授:柯開維教授.
CPU Chips The logical pinout of a generic CPU. The arrows indicate input signals and output signals. The short diagonal lines indicate that multiple pins.
Introduction to USB. 2 Agenda Introduction to USB LPC23xx Block diagram MCB2300 demo.
USB: UNIVERSAL SERIAL BUS Joe Kaewbaidhoon Alex Motalleb Vishal Joshi Prepared for EECS 373 University of Michigan, Ann Arbor 1.
18 - Winter 2003 EE EE 766 Computer Interfacing and Protocols 1 USB (Universal Serial Bus) Need for “Plug and Play” capability for PC peripherals outside.
- Madhav Singh-.  This presentation describe the basics of USB device and Host side i.e. descriptors, endpoints, device controller, root hub etc.  It.
Serial Interfaces. Bit serial bus New generation of busses Uses bit-serial, differential drive technology Uses on-line device drivers (Hot-plug technology)
May 16, USB 2.0 Hub Additions John Garney Hub Working Group Chair Intel Corporation John Garney Hub Working Group Chair Intel Corporation.
Mahesh Wagh Intel Corporation Member, PCIe Protocol Workgroup.
May 17, USB 2.0 Transceiver Macrocell Steve McGowan - Intel Corporation Clarence Lewis - Texas Instruments Steve McGowan - Intel Corporation Clarence.
October 10, USB 2.0 Test Modes and Their Application Jon Lueker Intel Corporation.
May 8, The EASY Way to Create I/O Devices John Hyde Intel Corporation intel.com.
October 10, Split Transaction Budgeting Algorithm John Garney Working Group Chair: Hub Intel Corporation John Garney Working Group Chair: Hub.
May 16, USB 2.0 Test Modes and Their Application Jon Lueker Intel Corporation.
Spring 2014 SILICON VALLEY UNIVERSITY CONFIDENTIAL 1 Introduction to Embedded Systems Dr. Jerry Shiao, Silicon Valley University.
May 9, USB 2.0 High Bandwidth Peripheral Design Challenges Robert Shaw Cypress Semiconductor Robert Shaw Cypress Semiconductor
May 8, USB 2.0 Technical Overview Brad Hosler USB Engineering Manager Intel Corporation.
Micriµm ID 221C:USB for Embedded Systems Viewed from the Embedded Target Side Christian Légaré Vice-President 12 October 2010 Version: 1.0.
October 10, USB 2.0 Hub Testing Dan Froelich Intel.
May 17, USB2.0 Host Controller John S. Howard Staff Engineer Intel Architecture Labs Intel Corporation.
Peripheral Busses COMP Jamie Curtis. PC Busses ISA is the first generation bus 8 bit on IBM XT 16 bit on 286 or above (16MB/s) Extended through.
Introduction to USB Development. USB Development Introduction Technical Overview USB in Embedded Systems Recent Developments Extensions to USB USB as.
Embedding USB Lane Hauck Cypress Semiconductor. Embedded Systems Conference, March 2002 Embedding USB 1 Agenda  Why USB?  USB Advantages  USB Basics.
Introduction to USB © 2010 Renesas Electronics America Inc. All rights reserved.
USB host for web camera connection
USB Link Layer Protocol
October 10, USB 2.0 Hub Additions John Garney Chair Hub Working Group Intel Corporation John Garney Chair Hub Working Group Intel Corporation.
HL CE M, lehmann usb_tele ESC spring.ppt 1 - 9/8/2015, 10:22 START first foil.
USB 2.0 Spec. Chapter4 Architectural Overview Chapter5 USB Data Flow Model.
Renesas Electronics America Inc. RX USB Peripheral The Renesas RX USB peripheral a.k.a. USBC_597IP_PP Ver
BR 6/001 Universal Serial Bus Universal Serial Bus is a new synchronous serial protocol for low to medium speed data transmission Full speed signaling.
February 10 th 2010 Dehmani Feth-Allah M2 ISTRe Oral Presentation Universal Serial Bus.
USB Peripheral Controller John Jones 12/11/08 Embedded Systems Architecture.
May 8, USB High Speed Compliance Program Overview Dan Froelich Intel Corporation.
May 16, USB 2.0 Technical Overview Brad Hosler USB Engineering Manager Intel Corporation.
May 16, USB 2.0 Signal Protocols Jon Lueker Intel Corporation.
October 10, USB 2.0 Technical Overview Brad Hosler USB Engineering Manager Intel Corporation.
1 Presented By: Eyal Enav and Tal Rath Eyal Enav and Tal Rath Supervisor: Mike Sumszyk Mike Sumszyk.
May 8, USB 2.0 Signal Protocols Jon Lueker Intel Corporation.
October 10, USB 2.0 Compliance Program Overview Dan Froelich Intel.
May 16, High Speed Protocol Additions John Garney USB2.0 Hub Working Group Chair Intel Corporation John Garney USB2.0 Hub Working Group Chair.
Intel Open Source Technology Center Lu Baolu 2015/09
JMicron Technology Corporation
1394 H/W and OHCI Gi-Hoon Jung. 2002/01/162 Agenda Overview of the VITANA board OHCILynx PCI-based Host Controller Overview of the OHCI Spec.
USB Universal Serial Bus. University of Tehran 2.
Visit for more Learning Resources
USB AND CAN BUS UNIT - II EMBEDDED NETWORKS
USB The topics covered, in order, are USB background
USB PHYISICAL LAYER PROTOCOL ENGINE LAYER APPLICATION LAYER
USB Universal Serial Bus
Universal Serial Bus Specification 1.0
NS Training Hardware.
USB- Universal Serial Bus
Embedding USB technology Limitations, challenges and compliance
USB-Microcontroller C540U Family
USB : Universal Serial Bus
Greg Bell Business Development Mgr Industrial & Security Markets
Presentation transcript:

May 16, 20001

2 Data Transfer & Framework John Garney Hub Working Group Chair Intel Corporation John Garney Hub Working Group Chair Intel Corporation

May 16, High Speed Additions w Data Transfer – Microframes – Maximum Packet Sizes – Additions to Chapter 5 w Framework – Other Speed Descriptors – Test Mode Feature – Additions to Chapter 9

May 16, HS Data Transfer Changes - High Speed Microframes w 125us HS Microframe – Less buffering required for HS devices than for 1ms frame – No new transaction for “microframe SOF”, use SOF – SOF on HS occurs 8x more frequently – HS Devices can derive microframe number if required Full / Low Speed Frame Size (1ms) High Speed Micro-Frames (125us) 1ms1ms Classic USB Frame Ticks Full Speed Isochronous Data Payload USB 2.0 Micro-Frame Ticks (1/8 th Classic Frame) High Speed Isochronous Data Payload

May 16, HS Data Transfer Changes - Maximum Data Payloads w wMaxPacketSize field in endpoint descriptor w High Speed Devices, no changes for FS/LS w Control: 64 bytes – Allows FS: 8,16,32,64, LS:8 w Bulk: 512 bytes – Allows FS: 8,16,32,64, LS: not allowed w Increases high speed bus efficiency w Reduces complexity in host SW & HW

May 16, HS Data Transfer Changes - Maximum Data Payloads w Interrupt: <=3072 bytes per 2 bInterval-1 microframes – Allows FS: <=64 bytes per 1…255 ms, LS:<=8 per 8…255ms w Isochronous: <=3072 bytes per 2 bInterval-1 microframes – Allows FS: <=1023 bytes per 2 bInterval-1 ms, LS: not allowed – If >1024 bytes, done with multiple normal transactions – Each data payload is <=1024 bytes (up to 3x per microframe) u Data payloads are “max sized”, residual in last w Allows HS periodic endpoint up to 192Mb/s

May 16, High Bandwidth Endpoint w Maximum payload 3x 1024 bytes per microframe – At most 3 transactions: e.g. token, data & handshake packets – Each transaction data payload at most 1024 bytes w Interrupt IN/OUT – Uses normal DATA0, DATA1 data packet PID toggling and retries w Isochronous IN/OUT – Uses data sequencing with DATA0, DATA1, DATA2, MDATA PIDs TokenToken 125us Microframe DATAxDATAxTokenTokenDATAxDATAxTokenTokenDATAxDATAx Transaction #1 Transaction #2 Transaction #3 HHHHHH

May 16, High BW Interrupt IN/OUT w At most 3 transactions attempts per microframe w Error reduces data per microframe – No additional retries in microframe w Continuous data toggling on good transactions – Continues across microframes – Unless restarted by endpoint configuration change DATA0DATA0DATA1DATA1 125us Microframe DATA0DATA0DATA1DATA1 X DATA1DATA1TTTTTTTTTTHHHHHHHH

May 16, High BW Isochronous OUT w Last data packet PID tells device # of transactions – DATA0=1, DATA1=2, DATA2=3 w 1st/2nd data packets use MDATA data packet PID w Sequence “restarts” each microframe w Device can detect errors – Never retried, device-specific recovery DATA0DATA0 1 transaction, <1024 bytes: TT MDATAMDATADATA1DATA1 2 transactions, bytes ea.: TTTT MDATAMDATAMDATAMDATADATA2DATA2 3 transactions, bytes ea.: TTTTTT

May 16, High BW Isochronous IN w First data packet PID tells host # of transactions – DATA0=1, DATA1=2, DATA2=3 w 2nd/3rd data packets use “decreasing” data packet PIDs w Sequence “restarts” each microframe w Host can detect errors/timeouts – Never retried, aborts remaining transactions in uframe DATA0DATA0 1 transaction, <1024 bytes: TT DATA1DATA1DATA0DATA0 2 transactions, bytes ea.: TTTT DATA2DATA2DATA1DATA1DATA0DATA0 3 transactions, bytes ea.: TTTTTT

May 16, HS Framework Changes - Other_Speed Descriptors w HS capable device must enumerate in FS also – Must not confuse “old” FS software – Normal descriptors returned for current speed w HS capable devices can report other_speed choice – HS info when in FS port u Allows wizard to assist end user – FS info when in HS port u “What happens if in USB 1.1 port?” w Device_Qualifier descriptor w Other_Speed_Configuration descriptor

May 16, Offset Field Description bLength bDescriptorType bcdUSB bDeviceClass bDeviceSubClass bDeviceProtocol wMaxPacketSize0 bNumConfigurations bReserved Size of descriptor Device_Qualifier Type USB Spec version number (e.g for V2.0.0 ) Class Code SubClass Code Protocol Code Maximum packet size for other speed Number of Other_Speed_Configurations Reserved for future use, must be zero HS Framework Changes - Device_Qualifier Descriptor w Device_Qualifier Descriptor reports: – Version, class/subclass/protocol for other speed – Default endpoint wMaxPacketSize for other speed – Reports # of configurations for other speed

May 16, Offset Field Description bLength BdescriptorType wTotalLength bNumInterfaces bConfigurationValue iConfiguration bmAttributes bMaxPower Size of descriptor Other_Speed_Configuration Type Total length of data returned … Number of interfaces supported by this speed configuration. Value to use to select configuration… Index of string descriptor… Same as Configuration descriptor HS Framework Changes - Other_Speed_Configuration Descriptor w Other_Speed_Configuration Descriptor reports: – A speed dependent configuration for the other speed

May 16, HS Framework Changes - Enhanced Endpoint Descriptor w Endpoint Descriptor – No data structure changes, only encoding/ interpretation changes – Larger HS payloads (values) u High BW has size = (multiplier X max_data_size) – For HS device, bInterval periods are in microframes (125us) u For full/low speed device, bInterval is in frames (1ms) u HS devices: bInterval value is N, endpoint period is 2 N-1 – “Periodic” Isochronous u Allows slower (2 N-1 microframes) isochronous rates

May 16, HS Framework Changes - High Speed Test Mode Request w Test Mode Request and Parameters – Allows standardized testing of HS transceivers u Upstream ports of all HS devices u Downstream ports of Hubs (also host controller) – Test Modes (as defined in chapter 7) u Test_J, Test_K, Test_SE0_NAK, Test_Packet, Test_Force_Enable – Enter via a Set_Feature request – Exit via device power cycle or hub reset

May 16, Data Transfer & Framework Additions Summary w 125us Microframe – Reduces device buffering w Fewer Maximum Packet Size Choices – Simpler host w Larger Packet Sizes (Bulk, Int., Isoch.) – Improved bus efficiency, higher device throughput w Report High- and Full-Speed Configurations – Dual Speed devices supported w Required HS Test Mode – Improved Compliance and interoperability