Design of Totally Self-Checking Combinational Circuits by Use of Complementary Circuits V. Saposhnikov Vl. Saposhnikov G. Osadtchi Petersburg State Transport.

Slides:



Advertisements
Similar presentations
Petros OikonomakosMark Zwolinski Controller Self-checking in a Controller / Datapath Architecture Electronics and Computer Science University of Southampton,
Advertisements

Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use Chapter 2 – Combinational.
Other Gate Types COE 202 Digital Logic Design Dr. Aiman El-Maleh
Exclusive-OR and Exclusive-NOR Gates
Exclusive-OR and Exclusive-NOR Gates
Testing of PLA and PAL V y1y1 y2y2 y m x 1 x 2 x n + V Buffer ANDOR x 1 x 2 x n y1y1 y2y2 y m PAL/PLA structure.
CSCI 4717/5717 Computer Architecture
Combinational Logic Circuits Chapter 2 Mano and Kime.
ECE 3110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices XOR, Parity Circuits, Comparators.
Self-Checking Circuits
Overview Part 3 – Additional Gates and Circuits 2-8 Other Gate Types
Exclusive-OR and Exclusive-NOR Gates
Combinational Logic and Verilog. XORs and XNORs XOR.
Parity Generator and Checker
Module 8.  In Module 3, we have learned about Exclusive OR (XOR) gate.  Boolean Expression AB’ + A’B = Y also A  B = Y  Logic Gate  Truth table ABY.
Self-Checking Carry-Select Adder Design Based on Two-Rail Encoding
1/28 ECE th May 2014 H ardware Implementation of Self-checking circuits on FPGA Project Team #1 Chandru Loganathan Sakshi Gupta Vignesh Chandrasekaran.
CHAPTER 2 Digital Combinational Logic/Arithmetic Circuits.
Parity. 2 Datasheets TTL:  CMOS: 
Logic Simulation 4 Outline –Fault Simulation –Fault Models –Parallel Fault Simulation –Concurrent Fault Simulation Goal –Understand fault simulation problem.
ECE Synthesis & Verification1 ECE 667 Spring 2011 Synthesis and Verification of Digital Systems Verification Introduction.
5.8 Exclusive-OR Gates and Parity Circuits ReturnNext Exclusive-OR(XOR) Gates Exclusive-NOR(XNOR) Gates x ⊕ y=x · y+x · y x ⊙ y=x · y+x · y
Dominance Fault Collapsing of Combinational Circuits By Kalpesh Shetye & Kapil Gore ELEC 7250, Spring 2004.
EE2174: Digital Logic and Lab Professor Shiyan Hu Department of Electrical and Computer Engineering Michigan Technological University CHAPTER 4 Technology.
BIST AND DATA COMPRESSION 1 JTAG COURSE spring 2006 Andrei Otcheretianski.
Logic simulator and fault diagnosis Fan Wang Dept. of Electrical & Computer Engineering Auburn University ELEC7250 Term Project Spring 06’
Based on slides by: Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. ECE/CS 352: Digital System Fundamentals Lecture 10 – Other Gate Types.
Additional Gates BIL- 223 Logic Circuit Design Ege University Department of Computer Engineering.
Unit V Fault Diagnosis.
Combinational Logic Design CS341 Digital Logic and Computer Organization F2003.
Module 3.  Binary logic consists of :  logic variables  designated by alphabet letters, e.g. A, B, C… x, y, z, etc.  have ONLY 2 possible values:
Labs Practicing in Design of Combinational Networks and FSM with Concurrent Error Detection Tatjana Stanković, Goran Djordjević, Mile Stojčev 2075 Microprocessor.
Part.7.1 Copyright 2007 Koren & Krishna, Morgan-Kaufman FAULT TOLERANT SYSTEMS Part 7 - Coding.
Digital Components and Combinational Circuits Sachin Kharady.
ECE2030 Introduction to Computer Engineering Lecture 12: Building Blocks for Combinational Logic (3) Adders/Subtractors, Parity Checkers Prof. Hsien-Hsin.
CS1Q Computer Systems Lecture 6 Simon Gay. Lecture 6CS1Q Computer Systems - Simon Gay2 Algebraic Notation Writing AND, OR, NOT etc. is long-winded and.
Fall 2004EE 3563 Digital Systems Design EE3563 Multiplexers  A multiplexer is a digital switch  Allows a device to select a single line from many  Some.
CS 151: Introduction to Digital Design Chapter 2-9 Exclusive-OR Gates.
THE TESTING APPROACH FOR FPGA LOGIC CELLS E. Bareiša, V. Jusas, K. Motiejūnas, R. Šeinauskas Kaunas University of Technology LITHUANIA EWDTW'04.
European Test Symposium, May 28, 2008 Nuno Alves, Jennifer Dworak, and R. Iris Bahar Division of Engineering Brown University Providence, RI Kundan.
Exclusive OR Gate. Logically, the exclusive OR (XOR) operation can be seen as either of the following operations:exclusive OR (XOR) 1. A AND NOT B OR.
1 SOP and POS Expressions from K-maps The examples so far have all generated minimal SOP expressions. POS expressions can be formed as follows: 1.Group.
Gates and Logic Dr John Cowell phones off (please)
Unit 5 Lecture 2 Error Control Error Detection & Error Correction.
Synthesis Of Fault Tolerant Circuits For FSMs & RAMs Rajiv Garg Pradish Mathews Darren Zacher.
ADVANTAGE of GENERATOR MATRIX:
Digital Electronics Chapter 3 Gate-Level Minimization.
The parity bits of linear block codes are linear combination of the message. Therefore, we can represent the encoder by a linear system described by matrices.
CS1Q Computer Systems Lecture 6 Simon Gay. Lecture 6CS1Q Computer Systems - Simon Gay2 Algebraic Notation Writing AND, OR, NOT etc. is long-winded and.
EE3A1 Computer Hardware and Digital Design Worked Examples 3 Test and testability (1)
WEEK #11 FUNCTIONS OF COMBINATIONAL LOGIC (PART 4)
VLSI Test Symposium, 2011 Nuno Alves, Yiwen Shi, and R. Iris Bahar School of Engineering, Brown University, Providence, RI Jennifer Dworak Department of.
Combinational Logic Design. 2 Combinational Circuits A combinational logic circuit has: ♦ A set of m Boolean inputs, ♦ A set of n Boolean outputs ♦ n.
Combinational Logic: Other Gate Types
TOPIC : Fault detection and fault redundancy UNIT 2 : Fault modeling Module 2.3 Fault redundancy and Fault collapsing.
How does a Computer Add ? Logic Gates within chips: AND Gate A B Output OR Gate A B Output A B A B
1 Product Codes An extension of the concept of parity to a large number of words of data 0110… … … … … … …101.
ECE 442 COMMUNICATION SYSTEM DESIGN LECTURE 10. LINEAR BLOCK CODES Husheng Li Dept. of EECS The University of Tennessee.
Combinational Logic Design
Combinational Logic Design. 2 Combinational Circuits A combinational logic circuit has: ♦ A set of m Boolean inputs, ♦ A set of n Boolean outputs ♦ n.
Speaker: Nansen Huang VLSI Design and Test Seminar (ELEC ) March 9, 2016 Simulation-Based Equivalence Checking.
2-6 Exclusive-OR Operator and Gates
Overview Part 1 – Gate Circuits and Boolean Equations
Exclusive OR Gate.
Digital Components and Combinational Circuits
EET107/3 DIGITAL ELECTRONICS 1
SCO I: Algebra Logică 2 Combinational Logic Circuits
King Fahd University of Petroleum and Minerals
Overview Part 3 – Additional Gates and Circuits
Overview Part 3 – Additional Gates and Circuits 2-8 Other Gate Types
Presentation transcript:

Design of Totally Self-Checking Combinational Circuits by Use of Complementary Circuits V. Saposhnikov Vl. Saposhnikov G. Osadtchi Petersburg State Transport University A. Morozov A. Morozov M. Gössel University of Potsdam Fault Tolerant Computing Group EAST-WEST DESIGN & TEST WORKSHOP September, Alushta

Duplication and Comparison f f y y inputs error indication Must be Totally Self-Checking Must be Totally Self-Checking f - functional circuit C C C Problem: There may not be enough different inputs to test the checker Equality checker EWDTW’04

Error detection by use of systematic codes error indication Problem: There may not be enough different inputs to test the checker f - functional circuit Must be Totally Self-Checking Must be Totally Self-Checking C EWDTW’04

Error detection by use of complementary circuit The circuit is totally self-checking if: All inputs 00, 01, 10, 11 are applied to the XOR-elements All possible code words are applied to the checker f - functional circuit error indication g - complementary circuit Must be Totally Self-Checking Must be Totally Self-Checking EWDTW’04

Complementary Circuits for Concurrent Checking ( n )( n+k ) The checker has only ( n ) inputs instead of ( n+k ) Optimisation of the complementary circuit EWDTW’04

Only the outputs vectors {0000 | 0000} {1111 | 1111} will be applied Duplication and Comparison (DC) Systematic Codes (SC) All the XOR gates will not be completely tested. Only two different input words will be applied Parity Prediction (PP) DC, SC PP Circuit implementing four identical functionsEWDTW’04

Duplication and Comparison f Equality checker inputs f Not completely tested C C EWDTW’04

Parity Prediction f inputs Not completely tested 0 0 P 1 1 XOR C 1 f f 2 EWDTW’04

n-out-of-m codes duplication 4-out-of-8 code words Combinational Circuit with 4 identical functions } EWDTW’04

Complementary Circuit Combinational Circuit with 4 identical functions Totally self-checking circuit can be designed by use of a complementary circuit EWDTW’04

Formal Conditions 1. Condition Two conditions (necessary and sufficient): EWDTW’04

two inputs and Formal Conditions 2. Condition For every output j there exists a set of with a. b. Two conditions (necessary and sufficient): EWDTW’04

Design of totally self-checking circuit 1. For we put Since we have EWDTW’04

Design of totally self-checking circuit : Result Thus the XOR-element XOR is tested so far by 01 and 10 EWDTW’04

Design of totally self-checking circuit 2. Now we select for a second set of inputs with We define: ( These sets exist because of the first condition ) EWDTW’04

Design of totally self-checking circuits The XOR-element XOR is tested by 00 and 11 we have we conclude From and from EWDTW’04

Design of totally self-checking circuit For the XOR-elements are completely tested by and all the n different code vectors are actually generated. For the remaining inputs the functionscan be easily determined. EWDTW’04

Design of totally self-checking circuit : Result All the XOR-elements are completely tested by 00, 01, 10 and 11. All the 1-out-of-n code words are applied to the code checker. EWDTW’04

Example of the four identical functions 1-out-of-4 code words } EWDTW’04

Design What can we do for a large circuit which is given as a netlist of gates? Simulate the circuit with N pseudorandom inputs; For every output j determine: If The sets and can be easily determined and a Totally Self-Checking Circuit can be designed. EWDTW’04

Experimental Results For all the considered benchmarks circuits this conditions is satisfied LGSynth’89 benchmark circuits EWDTW’04