A Sequential Parity Checker

Slides:



Advertisements
Similar presentations
COE 202: Digital Logic Design Sequential Circuits Part 2
Advertisements

Unit 13 Analysis of Clocked Sequential Circuits
©2004 Brooks/Cole FIGURES FOR CHAPTER 13 ANALYSIS OF CLOCKED SEQUENTIAL CIRCUITS Click the mouse to move to the next page. Use the ESC key to exit this.
Clocked Synchronous State-machine Analysis
Sequential Circuits Storage elements
State-machine structure (Mealy)
COE 202: Digital Logic Design Sequential Circuits Part 3
A. Abhari CPS2131 Sequential Circuits Most digital systems like digital watches, digital phones, digital computers, digital traffic light controllers and.
1 Sequential Systems A combinational system is a system whose outputs depend only upon its current inputs. A sequential system is a system whose outputs.
Sequential Circuit Analysis & Design Dr. Aiman H. El-Maleh Computer Engineering Department King Fahd University of Petroleum & Minerals Dr. Aiman H. El-Maleh.
CS 151 Digital Systems Design Lecture 21 Analyzing Sequential Circuits.
1 Lecture 23 More Sequential Circuits Analysis. 2 Analysis of Combinational Vs. Sequential Circuits °Combinational : Boolean Equations Truth Table Output.
Nonlinear & Neural Networks LAB. CHAPTER 13 Analysis of Clocked Sequential Circuit 13.1 A Sequential Parity Checker 13.2 Analysis by Signal Tracing 13.3.
Unit 13 Analysis of Clocked Sequential Circuits Ku-Yaw Chang Assistant Professor, Department of Computer Science and Information.
UNIT 14 DERIVATION OF STATE GRAPHS AND TABLES Spring 2011.
Sequential Circuit Design
ECE 331 – Digital System Design Introduction to and Analysis of Sequential Logic Circuits (Lecture #20) The slides included herein were taken from the.
ECE 331 – Digital System Design
EECC341 - Shaaban #1 Lec # 14 Winter Clocked Synchronous State-Machines Such machines have the characteristics: –Sequential circuits designed.
Contemporary Logic Design Finite State Machine Design © R.H. Katz Transparency No Chapter #8: Finite State Machine Design Finite State.
1 COMP541 State Machines Montek Singh Feb 6, 2007.
Sequential Circuit Design
Sequential Circuit Analysis. 2 Synchronous vs. Asynch. Synchronous sequential circuit:  The behavior can be defined from knowledge of its signal at discrete.
Sequential Circuit Analysis. 2 Synchronous vs. Asynch. Synchronous sequential circuit:  the behavior can be defined from knowledge of its signal at discrete.
1 Design of a Sequence Detector (14.1) Seq. ends in > Z=1 (no reset) Otherwise--> Z=0 Typical input/output sequence Partial Soln. (Mealy Network):
ECE 301 – Digital Electronics Introduction to Sequential Logic Circuits (aka. Finite State Machines) and FSM Analysis (Lecture #17)
ECE 331 – Digital Systems Design Introduction to Sequential Logic Circuits (aka. Finite State Machines) and FSM Analysis (Lecture #19)
9/15/09 - L22 Sequential Circuit Design Copyright Joanne DeGroat, ECE, OSU1 Sequential Circuit Design Creating a sequential circuit to address a.
CHAPTER 12 REGISTERS AND COUNTERS
Chap 4. Sequential Circuits
Sequential Circuits. Combinational Circuits + Storage element output depends both on previous state and input Fig. 5-1.
State Machines.
Unit 14 Derivation of State Graphs
Lecture 4 – State Machine Design 9/26/20081ECE Lecture 4.
Introduction to Sequential Circuit By : Pn Siti Nor Diana Ismail CHAPTER 5.
Lecture 18 More Moore/Mealy machines.
Important Components, Blocks and Methodologies. To remember 1.EXORS 2.Counters and Generalized Counters 3.State Machines (Moore, Mealy, Rabin-Scott) 4.Controllers.
Unit 13 Analysis of Clocked Sequential Circuits Ku-Yaw Chang Assistant Professor, Department of Computer Science and Information.
2017/4/24 1.
DLD Lecture 26 Finite State Machine Design Procedure.
1 Finite State Machines (FSMs) Now that we understand sequential circuits, we can use them to build: Synchronous (Clocked) Finite State Machines Finite.
ANALYSIS OF SEQUENTIAL CIRCUITS by Dr. Amin Danial Asham.
Analysis and Synthesis of Synchronous Sequential Circuits A “synchronizing” pulse/edge signal (clock) controls the operation of the memory portion of the.
CEC 220 Digital Circuit Design Timing Analysis of State Machines
Registers; State Machines Analysis Section 7-1 Section 5-4.
CEC 220 Digital Circuit Design Mealy and Moore State Machines Friday, March 27 CEC 220 Digital Circuit Design Slide 1 of 16.
ENG241 Digital Design Week #7 Sequential Circuits (Part B)
Synthesis Synchronous Sequential Circuits synthesis procedure –Word description of problem /hardest; art, not science/ –Derive state diagram & state table.
Introduction to Sequential Logic Design Finite State-Machine Analysis.
State Machine Design State Machine Design Digital Electronics
Chapter 6 Analysis of Sequential Systems Sequential Memory Feedback.
5 - 1 Chapter 6 Analysis of Sequential Systems Chapter 6 Analysis of Sequential Systems 6.0 Introduction  Clocked System Clock A signal that alternates.
State Machine Design Shiva choudhary En No.: Electronics and comm. Dept K.I.T.,Jamnagar 1.
Chapter #6: Sequential Logic Design
Introduction to Sequential Logic Design
Sequential Circuit Design
ANALYSIS OF SEQUENTIAL CIRCUITS
Lecture 13 Derivation of State Graphs and Tables
CS 352 Introduction to Logic Design
Lecture 12 Analysis of Clocked Sequential Network
Analysis of Clocked Sequential Circuit
SLIDES FOR CHAPTER 13 ANALYSIS OF CLOCKED SEQUENTIAL CIRCUITS
CS 352 Introduction to Logic Design
FIGURE 5.1 Block diagram of sequential circuit
Sequential Circuits Most digital systems like digital watches, digital phones, digital computers, digital traffic light controllers and so on require.
CSE 370 – Winter Sequential Logic-2 - 1
Analysis of Synchronous Sequential Circuits
Sequential Circuit Analysis & Design
Lecture 22 Logistics Last lecture Today HW7 is due on Friday
Lecture 22 Logistics Last lecture Today HW7 is due on Friday
Presentation transcript:

A Sequential Parity Checker Odd Parity – Total number of 1 bits is odd. Even Parity – Total number of 1 bits is even. Parity Checker X Z (Data Input) Clock(P) Example: Odd parity 7 data bits parity bit This is a simple example of a sequential network with one input plus clock. 0000000 1 0110110 0 1010101 1 Designed for serial data input -- data enters the network sequentially,one bit at a time. For an odd parity checker, Z = 1 (at a given time) if the total number of 1’s received is odd.

A Sequential Parity Checker State Encoding: S0  Q = 0 S1  Q = 1 State Graph State Table for T-FF implementation State Table Timing Diagram Network

Moore Sequential Network -a sequential network whose output is a function of the present state only. X = 1 0 1 0 1 A = 0 1 1 1 1 0 B = 0 1 1 0 0 1 Z = (0) 1 1 0 0 1

Mealy Sequential Network -a sequential network whose output is a function of both the present state and the input. X = 1 0 1 0 1 A = 0 0 0 1 1 0 B = 0 1 1 1 1 0 Z = 1(0)1 0(1)0 1 A “false” value arises because the network has assumed a new state but the old input associated with the previous state is still present.

Deriving the State Table 1. Determine the FF input equations and the output equations from the network. 2. Derive the next-state equation for each FF from its input equations using the characteristic equation D FF Q+ = D T-FF Q+ = T  Q SR-FF Q+ = S + R’Q JK-FF Q+ = JQ’ + K’Q 3. Plot a next state map for each FF 4. Combine these maps to form the state table.

Moore Sequential Network The FF input eqns. and output eqn. are JA = X KA = XB’ Z = B JB = X KB = X  A’ The next state eqns. for the FF’s are A+ = JAA’ + K’AA = XA’ + (X’ + B)A B+ = JB B’ + K’BB = XB’ + (X A’)’B = XB’+(XA’+ X’A)B

Moore Sequential Network Moore State Graph Moore State Tables

Mealy Sequential Network The next-state and output eqns. are

Mealy Sequential Network input/output Mealy State Graph Mealy State Tables

Mealy Sequential Network -- Another Example -two inputs and two outputs

Mealy Sequential Network -- General Model D-FF’s Combinational subnetwork realizes the n output functions and the k next state functions, which serve as inputs to the D=FF’s. All FF’s change state synchronous with clock pulse. After FF’s change state the new FF outputs are fed back into the combinational subnetwork awaiting the next clock pulse.

Moore Sequential Network -- General Model D-FF’s -Similar to Mealy. In the combinational subnetwork the output section is drawn separately from the input section. (Output is only a function of the present state.)

State Table with Multiple Inputs and Outputs Let X=0 rep. the input combination X1X2= 00, X=1 rep. X1X2= 01, etc. Let Z=0 rep. the output combination Z1Z2= 00, Z=1 rep. Z1Z2= 01, etc. Obtain the following table in terms of a single input variable X and a single output variable Z. d(S0 , 1) = S2 d(S2 , 3) = S1 Next State functions … S+ = d(S,X) l(S0 , 1) = 2 l(S2 , 3) = 1 Output function …….. Z = l(S,X)

What do you have to know? Analysis of clocked sequential networks State Graph, State Table, Network Realization Timing Diagrams Deriving State Table Moore and Mealy State machines General Models for Sequential Networks