Parity bit generator Project Presentation Instructor: Dr.Roman Stemprok Submitted by Srujana Aramalla.

Slides:

Advertisements

Similar presentations

Logical Functions Circuits using NMOS and PMOS enhancement mode FETs.

Advertisements

Digital CMOS Logic Circuits

Static CMOS Circuits.

ECE 3130 – Digital Electronics and Design

ALU Organization Michael Vong Louis Young Rongli Zhu Dan.

Morgan Kaufmann Publishers

Pass Transistor Logic. Agenda  Introduction  VLSI Design methodologies  Review of MOS Transistor Theory  Inverter – Nucleus of Digital Integrated.

CMOS Digital Integrated Circuits 1 Lec 5 SPICE Modeling of MOSFET.

Digital Integrated Circuits Adapted from UCB-EE141 Copyright 1996 UCB. Devices פרופ’ יוסי שחם המחלקה לאלקטרוניקה פיזיקלית אוניברסיטת תל-אביב (לפי ההרצאות.

EEL-6167 VLSI DESIGN SPRING 2004 TERM PROJECT Mirror Circuits: Design and Simulation Craig Chin Miguel Alonso Jr.

4 bit Full Adder Layout and Analysis using Lasi and WinSpice

1 Demonstrations of Evolvable Systems Evolution on JPL EHW Testbed Details of EHW Pack (SW tools) platform for mixtrinsic evolution Evolution on JPL SABLES.

SENIOR PROJECT By: Ricardo V. Gonzalez Advisor: V. Prasad.

1 Exercise Repeat the simulation programs of Lesson Perform the same simulation programs of Lesson 1, except the circuit is a PMOS common.

DRAM Design By Arlen Cox Dec 9, 2002 ECPE 131. Sense Amplifier.

Effect of Pads 0.6  m chip June 2002 Final layout.

S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Prof. Sherief Reda Division of Engineering, Brown University Spring 2007 [sources:

ECE x26 Laboratory 4 Pavan Gunda. Overview Lab4 is the culmination of all your efforts of both the ECE x25 and ECE x26 labs. Integrates the designs built.

Prelab: MOS gates and layout

Physical States for Bits. Black Box Representations.

Project 2: Cadence Help Fall 2005 EE 141 Ke Lu. Design Phase Estimate delay using stage effort. Example: 8 bit ripple adder driving a final load of 16.

1 DESIGN OF 8-BIT ALU Vijigish Lella Harish Gogineni Bangar Raju Singaraju Advisor: Dr. David W. Parent 8 May 2006.

CS 140L Lecture 1 Professor CK Cheng 3/31/02. CMOS Logic (3.2 – 3.6) Complementary Metal-Oxide Semiconductor.

5.8 Exclusive-OR Gates and Parity Circuits ReturnNext Exclusive-OR(XOR) Gates Exclusive-NOR(XNOR) Gates x ⊕ y=x · y+x · y x ⊙ y=x · y+x · y

8-Bit Gray Code Converter

10-7 Metal-Oxide Semiconductor （ MOS ）  Field-Effect Transistor （ FET ） Unipolar transistor Depend on the flow of only one type of carrier JFET, MOS 

7/13/2015 SENIOR PROJECT STUDENT:RICARDO V. GONZALEZ. ADVISOR: VINOD B. PRASAD.

1 8 Bit ALU Rahul Vyas Gyanesh Chhipa Jaimin Shah Advisor: Dr. David W. Parent 05/08/2006.

8 Bits Gray Code Converter By: Dawei Kou Flora Wu Linda Htay.

CMOS Invertors Lecture #3. Step 1: Select Foundary.

Adders. Full-Adder The Binary Adder Express Sum and Carry as a function of P, G, D Define 3 new variable which ONLY depend on A, B Generate (G) = AB.

Lec 17 : ADDERS ece407/507.

1 VLSITECHNOLOGY CHIP DESIGN 2-to-1 MULTIPLEXOR USING L-EDIT SUBMITTED TO DR.ROMAN STEMPROK SUBMITTED BY SRITEJA TARIGOPULA.

SIMULATION OF AMPLIFIERS USING NGSPICE VISHNU V 2 nd Year M.Tech VLSI and Embedded Systems Govt. Model Engineering College, Thrikkakara TECHNICAL WORKSHOP.

Types of MOSFETs ECE 2204.

L-EDIT Tutorial EEL 4310.

Introduction to VLSI Design – Lec01. Chapter 1 Introduction to VLSI Design Lecture # 2 A Circuit Design Example.

Islamic Azad University - Qazvin Branch1 HSPICE ® Introduction Autumn 2006.

Tutorial I Circuit Simulation Boonchuay Supmonchai Integrated Design Application Research (IDAR) Laboratory June 24, 2005.

1 ELEC 516 VLSI System Design and Design Automation Spring 2010 Lecture 2 Hardware Modeling Note: some of the figures in this slide set are adapted from.

THE INVERTERS. DIGITAL GATES Fundamental Parameters l Functionality l Reliability, Robustness l Area l Performance »Speed (delay) »Power Consumption »Energy.

ECE122 – Digital Electronics & Design

Tanner Tools Tutorial S-Edit v13.0 Tutorial.

Exclusive OR Gate. Logically, the exclusive OR (XOR) operation can be seen as either of the following operations:exclusive OR (XOR) 1. A AND NOT B OR.

Design of an 8-bit Carry-Skip Adder Using Reversible Gates Vinothini Velusamy, Advisor: Prof. Xingguo Xiong Department of Electrical Engineering, University.

STICK DIAGRAM EMT251. Schematic vs Layout In Out V DD GND Inverter circuit.

Objectives Understand the design environment and flow

Switch Level Modeling Part II 26 September Contents 1.Clarifications: a)nMOS and pMOS instantiations b)Testbenches for NOR gate example c)Use of.

1. Digital cmos.2 10/15 Figure 10.1 Digital IC technologies and logic-circuit families. Digital IC Technologies CMOS & Pass Transistor Logic dominate.

Outline MSI Parts as a Decoder Multiplexer Three State Buffer MSI Parts as a Multiplexer Realization of Switching Functions Using Multiplexers.

Chapter 2 MOS Transistor Theory. NMOS Operation Region.

Design of 4-bit ALU.

EE141 Project: 32x32 SRAM Abhinav Gupta, Glen Wong Optimization goals: Balance between area and performance Minimize area without sacrificing performance.

EE115C – Spring 2010 Digital Electronic Circuits Final Project Presentation.

Animation of the MOSFET manufacturing process I encourage you to look at the website given below and use the button “animate to next” – the actual process.

(Re)design of the C3PD analog pixel 1. The starting point for the design was the CCPDv3 front-end (this presentation tries to follow the way the design.

The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – Lab 6 Multiplexers,

ECE122 – Digital Electronics & Design Tanner Tools Tutorial Ritu Bajpai September 4, 2008.

Testability of Integrated Circuits Presented by Srujana Aramalla Instructor: Dr.Roman Stemprok.

Written by Whitney J. Wadlow

Nov.6 th 1 Multimedia Lab..  Schematic Editor For MyAnalog 실행 ◦ MyCAD Pro 2007 > Schematic Editor For MyAnalog 2 Multimedia Lab.

Digital Block Design & Layout Logic gate (3INPUT NAND GATE) 구자연.

Lab 3 MOSFET Capacitance

ECE 3130 Digital Electronics and Design

Exclusive OR Gate.

. - t !!l t. - 1f1f J - /\/\ - ' I __.

CMOS Differential Amplifier

.. '.. ' 'i.., \. J'.....,....., ,., ,,.. '"'". ' · · f.. -··-·· '.,.. \...,., '.··.. ! f.f.

LOGIC Circuits.

Presentation transcript:

Parity bit generator Project Presentation Instructor: Dr.Roman Stemprok Submitted by Srujana Aramalla

Basic circuit diagram

Inverter layout Inverter consists of 1 p-MOSFET and 1 n-MOSFET

.SPC file for inverter

.CIR file for inverter

PSPICE simulation of inverter

Transmission gate layout

.CIR file for transmission gate

PSPICE simulation of transmission gate

XOR gate layout This gate consists of 2 inverters and 2 transmission gates. Each transmission gate has 1 PMOSFET and 1 NMOSFET.

.SPC file for XOR gate

.CIR file for XOR gate

PSPICE simulation of XOR gate

Layout of the 3 bit even parity bit generator in L-EDIT

Extraction file for complete layout * Circuit Extracted by Tanner Research's L-Edit V5.13 / Extract V2.06 ; * TDB File C:\PARITY, Cell Cell0, Extract Definition File C:\MORBN20.ext ; C FF C FF C FF C FF C FF C FF C FF C FF C FF C FF C FF C FF C FF C FF C FF C FF C FF C FF C FF C FF C FF C FF M PMOS L=2U W=14U M PMOS L=2U W=13U M PMOS L=2U W=13U M PMOS L=2U W=14U M PMOS L=2U W=14U M PMOS L=2U W=13U M PMOS L=2U W=13U M PMOS L=2U W=14U M PMOS L=2U W=14U M PMOS L=2U W=13U M PMOS L=2U W=13U M PMOS L=2U W=14U M PMOS L=2U W=14U M PMOS L=2U W=13U

Extraction file for complete layout (contd…) M PMOS L=2U W=13U M PMOS L=2U W=14U M NMOS L=2U W=13U M NMOS L=2U W=13U M NMOS L=2U W=13U M NMOS L=2U W=13U M NMOS L=2U W=13U M NMOS L=2U W=13U M NMOS L=2U W=13U M NMOS L=2U W=13U M NMOS L=2U W=13U M NMOS L=2U W=13U M NMOS L=2U W=13U M NMOS L=2U W=13U M NMOS L=2U W=13U M NMOS L=2U W=13U M NMOS L=2U W=13U M NMOS L=2U W=13U.MODEL NMOS NMOS LEVEL=2 LD= U TOX= E-10 + NSUB= E+14 VTO= KP= E-05 GAMMA= PHI=0.6 UO=594 UEXP= E-02 UCRIT= DELTA= VMAX= XJ= U LAMBDA= E-03 + NFS=1.98E+11 NEFF=1 NSS= E+10 TPG= RSH= CGDO= E-10 CGSO= E-10 CGBO= E-10 + CJ= E-05 MJ= CJSW= E-10 MJSW= PB= MODEL PMOS PMOS LEVEL=2 LD= U TOX= E-10 + NSUB= E+16 VTO= KP= E-05 GAMMA= PHI=0.6 UO=209 UEXP= UCRIT= DELTA= VMAX= XJ= U LAMBDA= E-02 + NFS=3.27E+11 NEFF=1.001 NSS= E+10 TPG= RSH= CGDO= E-10 CGSO= E-10 CGBO= E-10 + CJ= E-04 MJ= CJSW= E-10 MJSW= PB= TRAN 2ns 20ns.PROBE.END