Department of Computer Science University of the West Indies.

Slides:



Advertisements
Similar presentations
Chapter 2 Machine Language.
Advertisements

Computer Architecture Abhinav Agarwal Veeramani V.
Instructor: Sazid Zaman Khan Lecturer, Department of Computer Science and Engineering, IIUC.
Khaled A. Al-Utaibi  Computers are Every Where  What is Computer Engineering?  Design Levels  Computer Engineering Fields  What.
Computer Organization and Architecture
Chapter 2 Machine Language. Machine language The only language a computer can understand directly. Each type of computer has its own unique machine language.
Processor Technology and Architecture
COMP3221: Microprocessors and Embedded Systems Lecture 2: Instruction Set Architecture (ISA) Lecturer: Hui Wu Session.
Chapter 12 Three System Examples The Architecture of Computer Hardware and Systems Software: An Information Technology Approach 3rd Edition, Irv Englander.
Chapter 4 Processor Technology and Architecture. Chapter goals Describe CPU instruction and execution cycles Explain how primitive CPU instructions are.
State Machines Timing Computer Bus Computer Performance Instruction Set Architectures RISC / CISC Machines.
CH11 Instruction Sets: Addressing Modes and Formats
Chapter 12 CPU Structure and Function. Example Register Organizations.
PSU CS 106 Computing Fundamentals II Introduction HM 1/3/2009.
Dr. Abdel-Rahman Al-Qawasmi
CH12 CPU Structure and Function
Prepared by: Hind J. Zourob Heba M. Matter Supervisor: Dr. Hatem El-Aydi Faculty Of Engineering Communications & Control Engineering.
Basic Operational Concepts of a Computer
1 Catalog of useful (structural) modules and architectures In this course we will be working mostly at the BEHAVIORAL and STRUCTURAL levels. We will rely.
Computer Arithmetic. Instruction Formats Layout of bits in an instruction Includes opcode Includes (implicit or explicit) operand(s) Usually more than.
Lecture#14. Last Lecture Summary Memory Address, size What memory stores OS, Application programs, Data, Instructions Types of Memory Non Volatile and.
The Computer Systems By : Prabir Nandi Computer Instructor KV Lumding.
Practical PC, 7th Edition Chapter 17: Looking Under the Hood
Instruction Set Architecture
An Introduction to 64-bit Computing. Introduction The current trend in the market towards 64-bit computing on desktops has sparked interest in the industry.
History of 64-bit Computing: AMD64 and Intel Itanium Processors
The Arrival of the 64bit CPUs - Itanium1 นายชนินท์วงษ์ใหญ่รหัส นายสุนัยสุขเอนกรหัส
Introduction: Exploiting Linux. Basic Concepts Vulnerability A flaw in a system that allows an attacker to do something the designer did not intend,
Introduction to Computing Systems from bits & gates to C & beyond The Von Neumann Model Basic components Instruction processing.
Chapter 1 Introduction. Architecture & Organization 1 Architecture is those attributes visible to the programmer —Instruction set, number of bits used.
ECE 456 Computer Architecture
1 Instruction Set Architecture (ISA) Alexander Titov 10/20/2012.
Computer Organization & Assembly Language © by DR. M. Amer.
CMSC 150 PROGRAM EXECUTION CS 150: Wed 1 Feb 2012.
CS/EE 5810 CS/EE 6810 F00: 1 Multimedia. CS/EE 5810 CS/EE 6810 F00: 2 New Architecture Direction “… media processing will become the dominant force in.
32 BIT OS December 15 th, G ROUP MEMBERS Rabia muzaffar ali Tooba imtiaz Talha Qumar Alamgir 2.
Computer Organization. The digital computer is a digital system that performs various computational tasks Digital computer use binary number system which.
Introdution to SSE or How to put your algorithms on steroids! Christian Kerl
DSP Architectures Additional Slides Professor S. Srinivasan Electrical Engineering Department I.I.T.-Madras, Chennai –
The Alpha Thomas Daniels Other Dude Matt Ziegler.
Chapter 5 Memory III CSE 820. Michigan State University Computer Science and Engineering Miss Rate Reduction (cont’d)
Processor Structure and Function Chapter8:. CPU Structure  CPU must:  Fetch instructions –Read instruction from memory  Interpret instructions –Instruction.
The Instruction Set Architecture. Hardware – Software boundary Java Program C Program Ada Program Compiler Instruction Set Architecture Microcode Hardware.
EKT303/4 Superscalar vs Super-pipelined.
WEEK 3 I/O Port Programming ET2640 Microprocessors and Microcontrollers.
RAM (Memory) Written by Tim Keyser Georgia CTAE Resource Network 2010.
Computer Operation. Binary Codes CPU operates in binary codes Representation of values in binary codes Instructions to CPU in binary codes Addresses in.
Computer Organization and Machine Language Programming CPTG 245
Control Unit Operation
William Stallings Computer Organization and Architecture 6th Edition
Chapter 1 Introduction.
Distributed Processors
William Stallings Computer Organization and Architecture 8th Edition
Microprocessor Systems Design I
Processor Organization and Architecture
64 BIT COMPUTING By: Kapil Kaushik VIII Sesmester(IT)
A SEMINAR ON 64 BIT COMPUTING.
What is Computer Architecture?
Introduction to Microprocessor Programming
What is Computer Architecture?
What is Computer Architecture?
Computer Architecture
Today: a look to the future
Review In last lecture, done with unsigned and signed number representation. Introduced how to represent real numbers in float format.
Chapter 11 Processor Structure and function
Presentation transcript:

Department of Computer Science University of the West Indies

What is 64-bit Computing ? A 64-bit computing architecture is one that contains general purpose registers (GPR) that can hold 64-bit data. q Similarly, a 64-bit instruction is one that can operate on 64-bit operands.

64-bit Computing Code Stream Data Stream 64-bit data 64-bit registers Mixture of 32 and 64-bit data

Programming Models Doubled PC size Doubled register size

What is 64-bit Computing ? In 64-bit processors: q The data stream doubles in size and hence the GPR’s are doubled in capacity q The instruction stream remains the same size and therefore the Instruction Register (IR) remains fixed.

The Data Stream In modern processors the data stream is composed of: q Integer and address data which are operated on in the ALU with associated registers. q Floating Point data which are operated on in the FPU with associated registers. q Vector (SIMD) data which are operated on in the Vector Unit with associated registers.

64-bit Architecture The only difference in moving to 64-bits is in: q the integer and address hardware. Intel ISA

64-bit Integer Data Wider data registers increases the dynamic range of integer representation: q A 32-bit processor can manipulate 2 32 ≈ 4.3e 9 integers q A 64-bit processor can manipulate 2 64 ≈ 1.8e 19 integers By doubling the bits we have increased the dynamic range by a factor of 4.3 Billion.

64-bit Address Data Wider data registers also increases the dynamic range of addressable memory: q A 32-bit processor can manipulate 2 32 ≈ 4.3e 9 addresses ≈ 4GB q A 64-bit processor can manipulate 2 64 ≈ 1.8e 19 addresses = 180 PetaBytes. Quote: “640K ought to be enough for anybody.” Bill Gates 1981

Increased Memory Addressing

What can you do with over 4GB of Memory? 1.Applications that use very large objects, i.e., > 2 gigabyte objects – Video editing – Simulation – Visualization 2.Applications that use files that are larger than 2 32 bytes. Can memory-map very LARGE files! – e.g. Back-end Servers and Databases.

What can you do with over 4GB of Memory? 3.Large scientific applications 1. They work with numbers outside the dynamic range of 32-bit integers. 2. This causes overflows or underflows and hence wrong answers in the output registers ( you can check the PSW to determine if such a situation occurs ) 4.Cryptography 1. Modern cryptographic algorithms rely on the factoring and multiplication of very large numbers 2. The larger the number the more secure the encryption.

64-bit Drawbacks? Memory address values ( called pointers ) are now twice as large and take up twice the space. Pointers normally take up a fraction of the space in cache Now they are doubled in size and can squeeze out other useful data from the cache and reduce performance. ( slight improvement is to tag 64-bit integers during programming e.g. REX mnemonic prefix, increase size < 10% for current applications)

Conclusions 64-bit code can be compiled on 32-bit architectures. 64-bit data can be processed as two 32-bit calculations although a performance penalty is incurred. Only applications designed to process 64-bit data and are implemented on 64-bit hardware will achieve any speedup.

Conclusions On a daily basis we're running into the Windows 2GB barrier with our next-generation content development and preprocessing tools. If cost-effective, backwards-compatible 64-bit CPU's were available today, we'd buy them today. We need them today. It looks like we'll get them in April. Regarding this "far off" application compatibility, we've been running the 64-bit SuSE Linux distribution on Hammer for over 3 months. We're going to ship the 64-bit version of UT2003 at or before the consumer Athlon64 launch. And our next-generation engine won't just support 64-bit, but will basically REQUIRE it on the content- authoring side. -Tim Sweeney, Unreal Engine Guru, Epic Games