Micro-RDC Microelectronics Research Development Corporation A Programmable Scrubber for FPGAs ACKNOWLEDGMENT OF SUPPORT: This material is based upon work.

Slides:



Advertisements
Similar presentations
FPGA Configuration. Introduction What is configuration? – Process for loading data into the FPGA Configuration Data Source Configuration Data Source FPGA.
Advertisements

Sana Rezgui 1, Jeffrey George 2, Gary Swift 3, Kevin Somervill 4, Carl Carmichael 1 and Gregory Allen 3, SEU Mitigation of a Soft Embedded Processor in.
C3 / MAPLD2004Lake1 Radiation Effects on the Aeroflex RadHard Eclipse FPGA Ronald Lake Aeroflex Colorado Springs.
Scrubbing Approaches for Kintex-7 FPGAs
Multi-Bit Upsets in the Virtex Devices Heather Quinn, Paul Graham, Jim Krone, Michael Caffrey Los Alamos National Laboratory Gary Swift, Jeff George, Fayez.
1 SECURE-PARTIAL RECONFIGURATION OF FPGAs MSc.Fisnik KRAJA Computer Engineering Department, Faculty Of Information Technology, Polytechnic University of.
HPEC 2012 Scrubbing Optimization via Availability Prediction (SOAP) for Reconfigurable Space Computing Quinn Martin Alan George.
Complex Upset Mitigation Applied to a Re-Configurable Embedded Processor EEL 6935 Lu Hao Wenqian Wu.
1 Fault Tolerant FPGA Co-processing Toolkit Oral defense in partial fulfillment of the requirements for the degree of Master of Science 2006 Oral defense.
ICAP CONTROLLER FOR HIGH-RELIABLE INTERNAL SCRUBBING Quinn Martin Steven Fingulin.
Trusted Design In FPGAs Steve Trimberger Xilinx Research Labs.
Nishinaga No. 1 MAPLD2005 Availability Analysis of Xilinx FPGA on Orbit Nozomu Nishinaga National Institute of Information and Communications Technology.
FAULT TOLERANCE IN FPGA BASED SPACE-BORNE COMPUTING SYSTEMS Niharika Chatla Vibhav Kundalia
DC/DC Switching Power Converter with Radiation Hardened Digital Control Based on SRAM FPGAs F. Baronti 1, P.C. Adell 2, W.T. Holman 2, R.D. Schrimpf 2,
Reconfigurable Computers in Space: Problems, Solutions and Future Directions Neil W. Bergmann, Anwar S. Dawood CRC for Satellite Systems Queensland University.
Maintaining Data Integrity in Programmable Logic in Atmospheric Environments through Error Detection Joel Seely Technical Marketing Manager Military &
FPGA Design Using the LEON3 Fault Tolerant Processor Core
Fault-Tolerant Softcore Processors Part I: Fault-Tolerant Instruction Memory Nathaniel Rollins Brigham Young University.
טכניון – מכון טכנולוגי לישראל הפקולטה להנדסת חשמל Students: Nir Sheffi Evgeny Bogokovsky Instructor: Isaschar Walter Winter 2004 Students: Nir Sheffi.
Team Morphing Architecture Reconfigurable Computational Platform for Space.
Implementation of DSP Algorithm on SoC. Mid-Semester Presentation Student : Einat Tevel Supervisor : Isaschar Walter Accompaning engineer : Emilia Burlak.
Using FPGAs with Embedded Processors for Complete Hardware and Software Systems Jonah Weber May 2, 2006.
Radiation Effects and Mitigation Strategies for modern FPGAs 10 th annual workshop for LHC and Future experiments Los Alamos National Laboratory, USA.
12004 MAPLD: 141Buchner Single Event Effects Testing of the Atmel IEEE1355 Protocol Chip Stephen Buchner 1, Mark Walter 2, Moses McCall 3 and Christian.
Nadpis 1 Nadpis 2 Nadpis 3 Jméno Příjmení Vysoké učení technické v Brně, Fakulta informačních technologií v Brně Božetěchova 2, Brno
Virtex-6 Radiation Studies & SEU Mitigation Tests
Partially Reconfigurable System-on-Chips for Adaptive Fault Tolerance Shaon Yousuf Adam Jacobs Ph.D. Students NSF CHREC Center, University of Florida Dr.
Meier208/MAPLD DMA Controller for a Credit-Card Size Satellite Onboard Computer Michael Meier, Tanya Vladimirova*, Tim Plant and Alex da Silva Curiel.
1 FLIPPER SEU Fault Injection in Xilinx FPGAs Monica Alderighi National Institute for Astrophysics, IASF Milano, Italy Computing.
The University of New Hampshire InterOperability Laboratory Introduction To PCIe Express © 2011 University of New Hampshire.
A comprehensive method for the evaluation of the sensitivity to SEUs of FPGA-based applications A comprehensive method for the evaluation of the sensitivity.
Computer Architecture and Organization Introduction.
2004 MAPLD, Paper 190 JJ Wang 1 SEU-Hardened Storage Devices in a 0.15 µm Antifuse FPGA – RTAX-S J. J. Wang 1, B. Cronquist 1, J. McCollum 1, R. Gorgis.
© 2003 Xilinx, Inc. All Rights Reserved For Academic Use Only Xilinx Design Flow FPGA Design Flow Workshop.
Universal Reconfigurable Processing Platform for Space Presented by Dorian Seagrave Gordonicus LLC.
J. Christiansen, CERN - EP/MIC
The Xilinx Spartan 3 FPGA EGRE 631 2/2/09. Basic types of FPGA’s One time programmable Reprogrammable (non-volatile) –Retains program when powered down.
PetrickMAPLD05/P1461 Virtex-II Pro PowerPC SEE Characterization Test Methods and Results David Petrick 1, Wesley Powell 1, Ken LaBel 1, James Howard 2.
PetrickMAPLD05/BOFL1461 Virtex-II Pro PowerPC SEE Characterization Test Methods and Results Session L: Birds of a Feather David Petrick 1, Wesley Powell.
® SPARTAN Series High Volume System Solution. ® Spartan/XL Estimated design size (system gates) 30K 5K180K XC4000XL/A XC4000XV Virtex S05/XL.
FT-UNSHADES Analysis of SEU effects in Digital Designs for Space Gioacchino Giovanni Lucia TEC-EDM, MPD - 8 th March Phone: +31.
P173/MAPLD 2005 Swift1 Upset Susceptibility and Design Mitigation of PowerPC405 Processors Embedded in Virtex II-Pro FPGAs.
MAPLD 2005/202 Pratt1 Improving FPGA Design Robustness with Partial TMR Brian Pratt 1,2 Michael Caffrey, Paul Graham 2 Eric Johnson, Keith Morgan, Michael.
Functional Verification of Dynamically Reconfigurable Systems Mr. Lingkan (George) Gong, Dr. Oliver Diessel The University of New South Wales, Australia.
Mr. Daniel Perkins Battelle Memorial Institute Mr. Rob Riley Air Force Research Laboratory Gateware Munitions Interface Processor (GMIP)
CHAPTER 5 Configuration, Reconfiguration and Security.
High Performance Embedded Computing (HPEC) Workshop 23−25 September 2008 John Holland & Eliot Glaser Northrop Grumman Corporation P.O. Box 1693 Baltimore,
Wang-110 D/MAPLD SEU Mitigation Techniques for Xilinx Virtex-II Pro FPGA Mandy M. Wang JPL R&TD Mobility Avionics.
Hot Interconnects TCP-Splitter: A Reconfigurable Hardware Based TCP/IP Flow Monitor David V. Schuehler
Reconfigurable Embedded Processor Peripherals Xilinx Aerospace and Defense Applications Brendan Bridgford Brandon Blodget.
Petrick_P2261 Virtex-II Pro SEE Test Methods and Results David Petrick 1, Wesley Powell 1, James Howard 2 1 NASA Goddard Space Flight Center, Greenbelt,
LaRC MAPLD 2005 / A208 Ng 1 Radiation Tolerant Intelligent Memory Stack (RTIMS) Tak-kwong Ng, Jeffrey Herath Electronics Systems Branch Systems Engineering.
1 CzajkowskiMAPLD 2005/138 Radiation Hardened, Ultra Low Power, High Performance Space Computer Leveraging COTS Microelectronics With SEE Mitigation D.
Nishinaga No. 1 MAPLD2005/1003-J Availability Analysis of Xilinx FPGA on Orbit Nozomu Nishinaga National Institute of Information and Communications Technology.
© Copyright 2010 Xilinx ML605 MultiBoot Design May 2010 © Copyright 2010 Xilinx XTP043.
12004 MAPLD Int’l Conference – Paper 118 Kumar Automated FSM Error Correction for Single Event Upsets Dr. Nand Kumar & Darren Zacher Design Creation and.
Xilinx V4 Single Event Effects (SEE) High-Speed Testing Melanie D. Berg/MEI – Principal Investigator Hak Kim, Mark Friendlich/MEI.
P201-L/MAPLD SEE Validation of SEU Mitigation Methods for FPGAs Carl Carmichael 1, Sana Rezgui 1, Gary Swift 2, Jeff George 3, & Larry Edmonds 2.
CFTP ( Configurable Fault Tolerant Processor )
Dip. Automatica e Informatica
SEU Mitigation Techniques for Virtex FPGAs in Space Applications
FPGA: Real needs and limits
Radiation Tolerance of an Used in a Large Tracking Detector
Maintaining Data Integrity in Programmable Logic in Atmospheric Environments through Error Detection Joel Seely Technical Marketing Manager Military &
ECEG-3202 Computer Architecture and Organization
Design of a ‘Single Event Effect’ Mitigation Technique for Reconfigurable Architectures SAJID BALOCH Prof. Dr. T. Arslan1,2 Dr.Adrian Stoica3.
ECEG-3202 Computer Architecture and Organization
Upset Susceptibility and Design Mitigation of
Xilinx Kintex7 SRAM-based FPGA
This material is based upon work supported by the National Science Foundation under Grant #XXXXXX. Any opinions, findings, and conclusions or recommendations.
Presentation transcript:

Micro-RDC Microelectronics Research Development Corporation A Programmable Scrubber for FPGAs ACKNOWLEDGMENT OF SUPPORT: This material is based upon work supported by the United States Air Force under Contract No. FA M Any opinions, findings and conclusions or recommendations expressed in this material are those of the author(s) and do not necessarily reflect the views of the United States Air Force. G. Alonzo Vera

Agenda  Summary of reported solutions  Design specification  Architecture  Extended Features  Status and testing plan

Agenda  Summary of reported solutions  Design specification  Architecture  Extended Features  Status and testing plan

Summary of reported solutions  Commonly implemented: Blind scrubbing  NASA/GSFC Radiation effects analysis group V4 scrubber (06/2007)‏  Some examples of read, detect, scrub  Sandia-Xilinx Virtex FPGA SEU experiment on the International Space Station. Cross scrubbing between V4 and V5.  LANL flight experiment for Virtex I and its derivations  BYU ICAP-based scrubber. Uses picoblaze  Radix4 configuration scrubber  Aeroflex Scrubber, an implementation of 989  XAPP 714: self scrubber, not longer supported  XAPP 779: V2 scrubber  XAPP 988: V4 scrubber  XAPP 989: lastest supported solution from Xilinx (V2/V4)‏

Commercially available solutions  Radix4 consulting  Works only for VirtexII family  Can be implemented as a peripheral or as stand alone  Mitigate SEUs and SEFIs  Uses 8-bit SelectMAP or ICAP Ref.: Radix4 Configuration Scrubber datasheet

Commercially available solutions  Aeroflex  Implements Xilinx's scrubber (XAPP989) on an Eclipse RadHard FPGA  For Virtex 4 family  Corrects and detect SEU  Uses 8-bit SelectMAP  Uses single CRC32 for the whole bitstream  Identifies SEFI's  Scrubs by pulling down PROG_B (whole device)‏  Doesn't support frame-based scrubbing Ref.: Aeroflex's XRTC 2009 presentation

Agenda  Summary of reported solutions  Design specification  Architecture  Extended Features  Status and testing plan

Agenda  Summary of reported solutions Design specification  Architecture  Extended Features  Status and testing plan

Design specification  Read/Write access to a memory-like configuration storage.  Error detection and correction using SECDEC or alternative.  Small footprint (originally thought as a “self-scrubber”).  Flexibility to implement different scrubbing rates and strategies, support different families and interfaces.  Deal with scrubber's own susceptibility to SEU (TMR?).  Others: Heartbeat signal, status and statistics on errors reporting capabilities, re-programming.

Agenda  Summary of reported solutions  Design specification  Architecture  Extended Features  Status and testing plan

Agenda  Summary of reported solutions  Design specification  Architecture  Extended Features  Status and testing plan

Architecture  Femto: 8 bit, single cycle, micro-coded, “controller” “small footprint...” “error detection..” “flexibility...”“read/write access...”

FemtoCntrl: instructions

FemtoCntrl: Program example

PROM organization for Femto

Femto Flow

S-ASIC for rad-hard implementation A Low-Cost Solution for Low-Volume, Advanced Radiation-Hardened IC’s MPW Reticle → 10 Die w/Various Features

Femto's numbers  It currently occupies ~522 slices  XAPP989: ~ 200 to 1200 slices.  Others ??  Time to scrub ~ 0.2 sec MHz for 32Mbit PROM)‏  Instruccion memory: 256 instructions  CRC16 code book : 1024

Agenda  Requirements  Other reported solutions  Design specification Extended Features  Status and testing plan

Scrubber extended features  Selective scrubbing: flexible to implement different scrubbing rates and strategies

Scrubber extended features  Flexible deployment

Scrubber extended features  Support for other FPGA families or other devices (e.g. memories?)‏

Scrubber extended features  State reloading

Agenda  Summary of reported solutions  Design specification  Architecture  Extended Features  Status and testing plan

Agenda  Requirements  Other reported solutions  Architecture  Extended Features Status and testing plan

Testing Plan  Supporting components: Formal verification plan for software components (flow) and RTL (Q3-09)‏  Static testing: Fault injection / scrubbing automatic test (Q3-09)‏  Dynamic testing  Synthetic : Fault injection / detect / scrub / error monitoring (Q4-09)‏  Proton testing: radiate / detect / scrub / error monitoring (Q1-10)‏

Questions?