1 Alan Barr, UCL Fixed Frequency Trigger Veto The problem: –Currents in wire bonds in presence of strong magnetic fields –DC current not a problem (small.

Slides:



Advertisements
Similar presentations
XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 18 February 2010 Martin Postranecky, Matt Warren, Matthew Wing.
Advertisements

XFEL Meeting, RAL 20 January 2011 Erdem Motuk, Martin Postranecky, Matt Warren, Matthew Wing XFEL 2D Pixel Clock and Control System.
Ancillary firmware for the NSW Trigger Processor Lorne Levinson, Weizmann Institute for the NSW Trigger Processor Working Group NSW Electronics Design.
PXL RDO System Requirements And meeting goals 11/12/2009BNL_CD-1_SENSOR_RDO - LG1.
Trigger System Functions Master/Slave Operation –Located in Readout Boards’ BE-FPGA, but only active as Master in one slot. –Master controls asynchronous.
Update on Trigger Configuration for Special Runs and Early Bunch Train Running David Strom Updated version 28 April 2015.
DSP online algorithms for the ATLAS TileCal Read Out Drivers Cristobal Cuenca Almenar IFIC (University of Valencia-CSIC)
Veto Wall Test Hyupwoo Lee MINERvA/Jupiter Group Meeting July 18, 2007.
1 August 2000ATLAS SCT and Pixel Off-Detector PDR 1 SCT ROD Crate DAQ Status and Schedule John Hill University of Cambridge.
Jianchun Wang Syracuse University 10/16/99 CLEO Meeting Outline DAQ problems solved Recent results Status of DAQ Work to be done.
LKr readout: present and future R. Fantechi 30/8/2012.
28 June 2004 ATLAS SCT/Pixel TIM FDR/PRR Martin Postranecky TIM OVERVIEW1 ATLAS SCT/Pixel TIM FDR/PRR 28 June 2004 Physics & Astronomy HEP Electronics.
ATLAS SCT/Pixel TIM FDR/PRR 28 July 2004 Interfaces to ROD Crate Components - Matt Warren1 Physics & Astronomy HEP Electronics Matthew Warren John Lane,
Bond with current pulses Bond without current pulses A closer look with frames/second video equipment Single frames have been digitized and a quantitative.
ARM Timers.
MICE CM18 June 07Jean-Sébastien GraulichSlide 1 Detector DAQ Status o Since CM17 o Detector DAQ software o Front End Electronics o Schedule Milestones.
Peter W. PhillipsSCT/Pixel RODDAQ workshop, UCL, July 2002 SCT Needs for Full User Evaluation Peter W Phillips Rutherford Appleton Laboratory.
Prototype Test of SPring-8 FADC Module Da-Shung Su Wen-Chen Chang 02/07/2002.
ATLAS SCT/Pixel TIM FDR/PRR 28 July 2004 Firmware - Matt Warren1 Physics & Astronomy HEP Electronics Matthew Warren John Lane, Martin Postranecky TIM Firmware.
Status of Data Exchange Implementation in ALICE David Evans LEADE 26 th March 2007.
André Augustinus 10 September 2001 DCS Architecture Issues Food for thoughts and discussion.
1 4 July 2006 Alan Barr - SCT DAQ Experience and plans from running the (SCT) DAQ HEP Setting things up Calibration mode operations Physics mode operation.
Status of Global Trigger Global Muon Trigger Sept 2001 Vienna CMS-group presented by A.Taurok.
11 October 2002Matthew Warren - Trigger Board CDR1 Trigger Board CDR Matthew Warren University College London 11 October 2002.
FADC progress in Vienna Reported by H.Ishino for Vienna FADC group M.Pernicka and H.Steininger.
Local Trigger Unit for NA62 Marián Krivda 1), Cristina Lazzeroni 1), Vlado Černý 2), Tomáš Blažek 2), Roman Lietava 1)2) 1) University of Birmingham, UK.
Features of the new Alibava firmware: 1. Universal for laboratory use (readout of stand-alone detector via USB interface) and for the telescope readout.
28/03/2003Julie PRAST, LAPP CNRS, FRANCE 1 The ATLAS Liquid Argon Calorimeters ReadOut Drivers A 600 MHz TMS320C6414 DSPs based design.
Ideas about Tests and Sequencing C.N.P.Gee Rutherford Appleton Laboratory 3rd March 2001.
Upgrade to the Read-Out Driver for ATLAS Silicon Detectors Atlas Wisconsin/LBNL Group John Joseph March 21 st 2007 ATLAS Pixel B-Layer Upgrade Workshop.
Dec.11, 2008 ECL parallel session, Super B1 Results of the run with the new electronics A.Kuzmin, Yu.Usov, V.Shebalin, B.Shwartz 1.New electronics configuration.
Development of UW Pixel DAQ System Final Report : Winter 2015 Jimin Kim University of Washington Department of Mathematics/Physics March 20 th 2015.
TALK, LKr readout and the rest… R. Fantechi, G. Lamanna 15/12/2010.
TGC Timing Adjustment Chikara Fukunaga (TMU) ATLAS Timing Workshop 5 July ‘07.
Compton Trigger Design Update Tanja Horn Compton Working Group 6 June 2008.
28 June 2004ATLAS Pixel/SCT TIM FDR/PRR1 TIM tests with ROD Crate John Hill.
ATLAS SCT/Pixel TIM FDR/PRR28 July 2004 Resonant Triggers - Matt Warren1 Physics & Astronomy HEP Electronics Matthew Warren John Lane, Martin Postranecky.
Trigger Meeting: Greg Iles5 March The APV Emulator (APVE) Task 1. –The APV25 has a 10 event buffer in de-convolution mode. –Readout of an event =
Unit 1 Lecture 4.
9 Oct, 2001 “High speed” FEB-ROD Testing at BNL Kin Yip Short report for our FEB-ROD system at BNL taking data at ~ 100 kHz: Data Integrity Noise Continuity.
US ATLAS SCT ROD FDR 20 August 2002 The University of Wisconsin, Madison ATLAS Silicon ROD Testing.
Peter W. PhillipsATLAS SCT Week, CERN, September/October 2002 Electrical Tests of SCT modules using RODs Peter W Phillips Rutherford Appleton Laboratory.
TELL1 command line tools Guido Haefeli EPFL, Lausanne Tutorial for TELL1 users : 25.February
October Test Beam DAQ. Framework sketch Only DAQs subprograms works during spills Each subprogram produces an output each spill Each dependant subprogram.
AFP Trigger DAQ and DCS Krzysztof Korcyl Institute of Nuclear Physics - Cracow on behalf of TDAQ and DCS subsystems.
NA 62 TTC partition timing T.Blažek, V.Černý, R.Lietava, M.Kovaľ, M.Krivda Bratislava, Birmingham We are developing procedures for timing parameter adjustment.
ATLAS SCT/Pixel TIM FDR/PRR28 June 2004 TIM Requirements - John Lane1 ATLAS SCT/Pixel TIM FDR/PRR 28 June 2004 Physics & Astronomy HEP Electronics John.
Level-1 Trigger Commissioning Status A.Somov Jefferson Lab Collaboration Meeting, May 10, 2010.
July 10, 2001 Status Report of the ROD Testing at BNL Kin Yip Activity update of the ROD system at BNL: DAQ-1 with trigger controller Data corruption testing.
1 4 July 2006 Alan Barr - SCT DAQ Experience and plans from running the (SCT) DAQ at SR1 HEP Cosmics setup Running modes Problems Future.
Software and TDAQ Peter Lichard, Vito Palladino NA62 Collaboration Meeting, Sept Ferrara.
Sumary of the LKr WG R. Fantechi 31/8/2012. SLM readout restart First goal – Test the same configuration as in 2010 (rack TS) – All old power supplies.
SPM Users Basic Training August 2010 Lecture VIII – AC Imaging Modes: ACAFM and MAC Imaging methods using oscillating cantilevers.
Noise results from SR1 combined SCT barrel tests Summary of some initial results Alan Barr, UCL Pepe Bernabeu, Valencia.
PC-based L0TP Status Report “on behalf of the Ferrara L0TP Group” Ilaria Neri University of Ferrara and INFN - Italy Ferrara, September 02, 2014.
TDAQ status and plans for 2008 Carlos Solans TileCal Valencia meeting 17th December 2007.
SCT Links Operation Performance from QA and operation
ATLAS Pre-Production ROD Status SCT Version
Voice Manipulator Department of Electrical & Computer Engineering
DAQ for ATLAS SCT macro-assembly
TTC signals: Global Trigger and Global Muon Trigger
Interesting use-cases
Experience with DAQ for ATLAS SCT
L0 processor for NA62 Marian Krivda 1) , Cristina Lazzeroni 1) , Roman Lietava 1)2) 1) University of Birmingham, UK 2) Comenius University, Bratislava,
M. Krivda for the ALICE trigger project, University of Birmingham, UK
SCT Trigger/Logic Card
The Online Detector Control at the BaBar experiment at SLAC
Trigger Frequency Analysis & Busy/Veto on the SCT TIM
Interesting use-cases
The Trigger Control System of the CMS Level-1 Trigger
Presentation transcript:

1 Alan Barr, UCL Fixed Frequency Trigger Veto The problem: –Currents in wire bonds in presence of strong magnetic fields –DC current not a problem (small force) –Time-varying current a problem if frequency matches resonance condition for wire-bond –Observed in CDF SVXII detector (lost modules) –Main concern for SCT is bonds carrying current from VDC to VCSELs. Data after trigger Equivalent to 5 mA burst of current when trigger sent

2 Alan Barr, UCL Resonance condition Finite element analysis and physical tests show narrow resonance peak near 18 kHz (55 us) for 3mm long bond wires with plane of wire bond perpendicular to Lorenz force (the unfavourable direction). The actual wire bonds in the SCT will have lower amplitude and higher frequency resonances. For detector safety the SCT will avoid running with fixed frequency triggers with frequencies above 15 kHz (but below 500kHz) N.B. resonance is narrow so effect on physics running should be small (see later) FEA Wire test doi: /j.nima cdf-video

3 Alan Barr, UCL Trigger sources TIM ROD Modules Local Trigger Processor In calibration mode triggers can/will come from other sources –LTP –TIM –ROD Central Trigger Processor SCT DAQ crate L1A BUSY In physics mode triggers come from the CTP Trigger veto logic runs back up the chain External source

4 Alan Barr, UCL ROD mode Used in most calibration scans –Response curve, Noise occupancy, … DSP code Master DSP controls trigger rate Current implementation limits rate to < 15 kHz. –Good for detector safety –Does slow down calibration Could allow faster triggers if pseudo-random –Not simple, but possible ROD Modules

5 Alan Barr, UCL TIM mode TIM implements a Fixed Frequency Trigger Veto (FFTV) algorithm Repetitive period monitoring –Count clocks between triggers –Store results –Check for period match –If match veto Currently has several changeable parameters –Possible to modify e.g. matching criteria, veto time, over VME TIM ROD Modules Ext

6 Alan Barr, UCL Veto effect in TIM mode TIM currently vetos fixed frequency triggers from either its internal generator or lemo sources when in calibration mode –Randomiser is used to produce triggers during TIM calibration scans Tested with modules etc in SR1 –Application of veto generates warning for user

7 Alan Barr, UCL Veto effect in LTP or CTP (physics) mode Same algorithm detects FFT TIM asserts BUSY to LTP LTP (or CTP) should stop sending triggers –What to do if it doesn't? TIM ROD Modules Local Trigger Processor Central Trigger Processor BUSY

8 Alan Barr, UCL Remaining risks 1/3 TIM observes FFT but BUSY logic doesn't stop LTP/CTP from sending triggers –Solution: after a short (2μs) delay for busy signal propagation, TIM will go into “emergency” mode. Refuses to send triggers. –Clearance from this state requires manual intervention

9 Alan Barr, UCL Remaining risks 2/3 Enthusiastic user disables trigger veto algorithm by changing registers and/or using jumper –Solution: parameters will be hard-wired into firmware. No way to change without reflashing TIM. CAVEAT: Pixels! Firmware will detect hardware ID of board, and if not an SCT board, will allow a jumper Veto.

10 Alan Barr, UCL Remaining risks 3/3 Amateur ‘expert’ decides to send fixed frequency triggers directly from crate controller to ROD (not via MDSP histogramming code) –No way for ‘user’ to do this (at present) –More water-tight restriction required? (The FFTV algorithm is quite small & might be able to be squeezed into the ROD local trigger firmware)

11 Alan Barr, UCL Bullet-proof TIM firmware Will include solutions to remaining issues (1/3) and (2/3) above –Emergency mode –Hardwired parameters –Veto logic placed ‘last thing’ before triggers leave TIM Can be ready by early March

12 Alan Barr, UCL “Bullet-proof” TIM firmware Veto Stand-alone Mode Run-Mode (TTC) TTC Fibre Frontpanel NIM Internal Trigger Generator Frontpanel ECL Trigger Number Generator Fixed Frequency Trigger Veto SA-Trig TTC-Trig OK Disable/Inhibit to CTP (RodBusy) Trigger Number Decoder Trigger-Out Trigger Local Emergency Action

13 Alan Barr, UCL Effect on Physics Running Provided ATLAS L1A’s are not sent at fixed frequencies in the ‘danger zone’ then veto application will be very rare (less than about 1/day) If triggers are send at fixed frequencies then we really do want to apply the veto more often! Provided ATLAS L1A’s are not sent at fixed frequencies in the ‘danger zone’ then veto application will be very rare (less than about 1/day) If triggers are send at fixed frequencies then we really do want to apply the veto more often! Place holder for veto rate plot