Electronic Systems Design Group Department of Electronics and Computer Science University of Southampton, UK Analogue Filter IP Cores for Design Reuse.

Slides:



Advertisements
Similar presentations
Reducing Synchronization Overhead in Test Data Compression Environments Paul Theo Gonciari Bashir Al-Hashimi Electronic Systems Design Group University.
Advertisements

Cambridge University Engineering Department VLSI Design Third Year Standard Project - SB1 Second Mini Lecture Web page: 12th.
Electronic Systems Design Group Department of Electronics and Computer Science University of Southampton, UK Application of Group Delay Equalisation in.
Chapter 4 DC to AC Conversion (INVERTER)
Electronic Systems Design Group School of Electronics and Computer Science University of Southampton, UK A CAD Methodology for Switched Current Analog.
WATERLOO ELECTRICAL AND COMPUTER ENGINEERING 60s: Power Engineering 1 WATERLOO ELECTRICAL AND COMPUTER ENGINEERING 60s Power Engineering Department of.
PSPICE Tutorial. Introduction SPICE (Simulation Program for Integrated Circuits Emphasis) is a general purpose analog circuit simulator that is used to.
WATERLOO ELECTRICAL AND COMPUTER ENGINEERING 40s: Circuits 1 WATERLOO ELECTRICAL AND COMPUTER ENGINEERING 40s Circuits Department of Electrical and Computer.
Unit 9 IIR Filter Design 1. Introduction The ideal filter Constant gain of at least unity in the pass band Constant gain of zero in the stop band The.
Computer Integrated Manufacturing CIM
Parameter Scaling Most filter designs are given in a normalised form, i.e. for a cut-off frequency of 1 rad/s. To transform for an arbitrary frequency,
Ring of Three Design Example Simulate this two pole Butterworth filter where: Use only 100 nF capacitors in your design.
1 Design of 4- BIT ALU Swetha Challawar Anupama Bhat Leena Kulkarni Satya Kattamuri Advisor: Dr.David Parent 05/11/2005.
Split, 12 December 2005 University of Zagreb Slide 1 Chip level EMC measurements and simulations “Impact of Communications Technology to EMC“, COST 286.
Software Issues Derived from Dr. Fawcett’s Slides Phil Pratt-Szeliga Fall 2009.
Conceptualizing and Constructing the Smart Speaker: Designing a power-limiting device for the common 2-way loudspeaker. Presented by Ryan Gwinn. Project.
Electricity & Magnetism Word Challenge. Some computer chips are made of a substance that conducts electric current better than an insulator but not as.
UK Design Forum, 9 April 2002 Slide - 1 U.K. Design Forum Manchester, 9th April 2002 John Morris Microelectronics Support Centre Rutherford Appleton Laboratory.
Spreadsheet-Based Decision Support Systems Chapter 22:
1 Circuit Simulation using PSPICE PSPICE Seminar.
POWER-DRIVEN MAPPING K-LUT-BASED FPGA CIRCUITS I. Bucur, N. Cupcea, C. Stefanescu, A. Surpateanu Computer Science and Engineering Department, University.
Principles Of Digital Design Chapter 1 Introduction Design Representation Levels of Abstraction Design Tasks and Design Processes CAD Tools.
The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – 30 Lab 5: Layout.
A Class Presentation for VLSI Course by : Fatemeh Refan Based on the work Leakage Power Analysis and Comparison of Deep Submicron Logic Gates Geoff Merrett.
1 The Software Development Process  Systems analysis  Systems design  Implementation  Testing  Documentation  Evaluation  Maintenance.
Robust Low Power VLSI ECE 7502 S2015 Analog and Mixed Signal Test ECE 7502 Class Discussion Christopher Lukas 5 th March 2015.
ECE122 – Digital Electronics & Design
Teaching VLSI Design Considering Future Industrial Requirements Matthias Hanke
NEWCOM WPR3 Meeting – Uppsala RF & Microwave Electronics Group Power Amplifier for Wireless Links: System Level Models Daniel Bustos Marco Pirola.
Introduction to CMOS VLSI Design Lecture 5: Logical Effort GRECO-CIn-UFPE Harvey Mudd College Spring 2004.
Developing fast clock source with deterministic jitter Final review – Part A Yulia Okunev Supervisor -Yossi Hipsh HS-DSL Laboratory, Dept. of Electrical.
Chapter 6 Voltage Regulators By En. Rosemizi Bin Abd Rahim EMT212 – Analog Electronic II.
Cadence tools Brandon Rumberg.
Testability of Analogue Macrocells Embedded in System-on-Chip Workshop on the Testing of High Resolution Mixed Signal Interfaces Held in conjunction with.
Active Filter A. Marzuki. 1 Introduction 2 First- Order Filters 3 Second-Order Filters 4 Other type of Filters 5 Real Filters 6 Conclusion Table of Contents.
EMT212 – Analog Electronic II
An Improved “Soft” eFPGA Design and Implementation Strategy
UCLA IEEE NATCAR 2004 SUMMER CLASS Magnetic Sensors & Power Regulation.
1.0 LINEAR DC POWER SUPPLY The importance of DC Power Supply Circuit For electronic circuits made up of transistors and/or ICs, this power source.
Integrated Microsystems Lab. EE372 VLSI SYSTEM DESIGNE. Yoon 1-1 Panorama of VLSI Design Fabrication (Chem, physics) Technology (EE) Systems (CS) Matel.
Centro de Electrónica Industrial (CEI) | Universidad Politécnica de Madrid | | In magnetic components for power electronics applications.
Introduction Digital Computer Design Instructor: Kasım Sinan YILDIRIM.
CHAPTER 1 Introduction to ECADD DENC 2533 ECADD. FIRST!!!! Visit my website at and choose Teaching TAB and click at the ECADD subjectwww.asyrani.com.
 General description of Power Supply  Advantages/Disadvantages of SMPS  Block diagram of SMPS  Basic topologies and practical  Requirements  Various.
FaridehShiran Department of Electronics Carleton University, Ottawa, ON, Canada SmartReflex Power and Performance Management Technologies.
ECE122 – Digital Electronics & Design Tanner Tools Tutorial Ritu Bajpai September 4, 2008.
IP d.c. devices © Oxford University Press 2011 d.c. devices.
Transistors to Gates © 2011 Project Lead The Way, Inc.Magic of Electrons.
SHANTILAL SHAH ENGINEERING COLLEGE ELECTRICAL DEPARTMENT.
Chapter 6: Voltage Regulator
Introduction SISSI: Simulator for Integrated Structures by Simultaneous Iteration Experimental software package on top of a particular design kit within.
Subject Name: LINEAR INTEGRATED CIRCUITS Subject Code: 10EC46
Chapter 5 : Power Supplies Visit for more Learning Resources.
Analogue Electronic 2 EMT 212
DR. QUAZI DELWAR HOSSAIN
Visit for more Learning Resources
Digital Computer Electronics TTL
Affiliation of presenter
Essential Failure Modes and Effects Analysis (FMEA) and the
UNIT-8 INVERTERS 11/27/2018.
Electronics Gorbachenko Vasyl.
Transistors to Gates Transistors to Gates Gateway To Technology
“Temperature sensor relay switching circuit”. SARKER, A.S.M. IMRUL HASAN BARAI, AVIJIT GHOSH, SREEKOR KHAN, TAHMID RAHMAN, JILLUR NISHAT, FARHA FARZANA.
A High Performance SoC: PkunityTM
Combinational Circuits
High-Level Synthesis for On-line Testability
Combinational Circuits
Module V Wave Analyzers
<Your Team # > Your Team Name Here
FPGA Based Single Phase Motor Control Using Multistep Sine PWM Author Name1, Author Name2., Author Name3, (BE-Stream Name) Under the Guidance Of Guide.
Presentation transcript:

Electronic Systems Design Group Department of Electronics and Computer Science University of Southampton, UK Analogue Filter IP Cores for Design Reuse Bashir Al-Hashimi Reuben Wilcock

ASP 2002 University of Southampton, UK Slide 2 Outline Introduction and Motivations Analogue Filter IP Core Design Example Results Concluding remarks

Reuben WilcockASP 2002 University of Southampton, UK Slide 3 Introduction System on Chips (SoC) employ IP cores Analogue IP core design is demanding –Difficult to trade as high level description –Correct operation depends on many factors Important to redesign for particular specifications and process to ensure functionality

Reuben WilcockASP 2002 University of Southampton, UK Slide 4 Analogue Filter IP Core Design What are the considerations? Circuit design technique Filter Methodology Automation

Reuben WilcockASP 2002 University of Southampton, UK Slide 5 Solution ? Circuit Design Technique Requirements –Simple, easily designed blocks –No high quality passive components –Compatible with present and future processes –High performance Solution: Switched Current –Designs based on current mirrors –No linear passive components –Current mode allows low Vdd –High performance cells available

Reuben WilcockASP 2002 University of Southampton, UK Slide 6 Solution ? Filter Methodology Requirements –Suitable for Switched Current –Regular structures and simple design procedure –Based on LC ladder to inherit low sensitivity –Bilinear transform so Nyquist limit can be approached Solution: Wave Filters –Ideal for Switched Current –Easily designed blocks –Based on LC ladders –Bilinear transform

Reuben WilcockASP 2002 University of Southampton, UK Slide 7 Automation Requirements: –Increase productivity –Transistor level simulations –Optimisation Solution ? Solution: SKILL tool –Automate hand- calculations –Integrated in Cadence –Manual/Automatic optimisation loops

Reuben WilcockASP 2002 University of Southampton, UK Slide 8 Step 1: Passive Filter Design De-normalise values Frequency response Choose filter type/function/order Normalised component values

Reuben WilcockASP 2002 University of Southampton, UK Slide 9 Step 2: Wave Filter Design Optimise [Yufera ’94] Frequency response from behavioural models Decide cutoff/sample ratio Coefficients are calculated

Reuben WilcockASP 2002 University of Southampton, UK Slide 10 Step 3: Memory Cell Design S 2 I memory cell [Hughes ’00] Trade off design parameters First cut design calculated DC, transient simulations Optimise for gm, Cgs, Ctot, Switch Ron and settling

Reuben WilcockASP 2002 University of Southampton, UK Slide 11 Step 4: Complete Filter Design Save all design variables, dimensions and coefficients to a single file Schematic representing entire transistor level design is opened Spectre RF used to give an AC response in minutes Revisit steps 1 – 3 as necessary

Reuben WilcockASP 2002 University of Southampton, UK Slide 12 Schematic Hierarchy Parameter passing with pPar(“”) Hierarchy from top to transistor level

Reuben WilcockASP 2002 University of Southampton, UK Slide 13 Conclusions Switched Current has good potential for IP cores Wave is suitable as a filter methodology Automation tools should be integrated into powerful CAD packages Our tool allows a designer to rapidly develop Switched Current analogue filter cores. Future work will involve –Extending the filter library –Including Class AB cell as alternative to S 2 I –May include layout (step 5)

Reuben WilcockASP 2002 University of Southampton, UK Slide 14 Contact Reuben Wilcock Electronic Systems Design Department of Electronics and Computer Science University of Southampton United Kingdom