Micron Technology Clinic Evaluation of Integrated Circuit Power Supply Noise with Two-Phase Analysis Sze-Hsiang Harper, Michael Tomer, Kristian Blomquist,

Slides:

Advertisements

Similar presentations

Interference Cancellation in Two-Path Successive Relay System with Network Coding Chunbo Luo, Dr. Yu Gong & Prof. Fuchun Zheng School of Systems Engineering.

Advertisements

Feedback of Amplifier Circuits I

Explicit Gate Delay Model for Timing Evaluation Muzhou Shao : University of Texas at Austin D.F.Wong : U. of Illinois at Urbana- Champaign Huijing Cao.

How to get a Circuit in verilog converted to hspice, connected to the micron package models, and simulating in hspice and hsimplus.

Digital Electronics Logic Families TTL and CMOS.

1 Power Management for High- speed Digital Systems Tao Zhao Electrical and Computing Engineering University of Idaho.

1 SCHOOL OF COMPUTER & COMMUNICATIONS ENGINEERING EKT 341/4 ANTENNAS AND PROPAGATION Lecturer: En. Rosmizi bin Abd Rahim Dr. Mohd Faizal Bin Jamlos PLV:

EE 2B1 – Analogue Electronics Dr. T. Collins

1 Chapter 6 Low-Noise Design Methodology. 2 Low-noise design from the system designer’s viewpoint is concerned with the following problem: Given a sensor.

Presentation 1: Noise canceling in 1-D data Seri Rahayu Abd Rauf Fatima Boujarwah Juan Chen Liyana Mohd Sharipp Arti Thumar M2.

Chung-Kuan Cheng†, Andrew B. Kahng†‡,

On-Line Adjustable Buffering for Runtime Power Reduction Andrew B. Kahng Ψ Sherief Reda † Puneet Sharma Ψ Ψ University of California, San Diego † Brown.

1 High Speed Fully Integrated On-Chip DC/DC Power Converter By Prabal Upadhyaya Sponsor: National Aeronautics and Space Administration.

VLSI System Design – ECES 681 Lecture: Interconnect -1 Prashant Bhadri Office: Rhodes Hall - 933C Department of ECECS, College of.

Chapter 6 – Selected Design Topics Part 1 – The Design Space Logic and Computer Design Fundamentals.

Noise and Delay Uncertainty Studies for Coupled RC Interconnects Andrew B. Kahng, Sudhakar Muddu † and Devendra Vidhani ‡ UCLA Computer Science Department,

Dynamic Power Consumption In Large FPGAs WILLIAM GARCIA, ANDREW MORTELLARO.

Digital Integrated Circuits© Prentice Hall 1995 Inverter THE INVERTERS.

DATA ACQUISTION AND SIGNAL PROCESSING Dr. Tayab Din Memon Lecture Introduction to Opamps & Multisim.

EE466: VLSI Design Power Dissipation. Outline Motivation to estimate power dissipation Sources of power dissipation Dynamic power dissipation Static power.

ESD for the Fabless Semiconductor Company Golden Rules of ESD Due Diligence for Third Party Intellectual Property Golden Rules of ESD Due Diligence for.

EZ-COURSEWARE State-of-the-Art Teaching Tools From AMS Teaching Tomorrow’s Technology Today.

Accuracy-Configurable Adder for Approximate Arithmetic Designs

Chalmers University of Technology FlexSoC Seminar Series – Page 1 Power Estimation FlexSoc Seminar Series – Daniel Eckerbert

Power Reduction for FPGA using Multiple Vdd/Vth

Research on Analysis and Physical Synthesis Chung-Kuan Cheng CSE Department UC San Diego

EE415 VLSI Design DYNAMIC LOGIC [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]

Micron Technology Clinic Effect of Transistor Number and Hierarchy on Simulation Speed Presented by: Jason Oneida Advisor: Dr. Ken Stevens.

Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 6 – Selected Design Topics Part 1 – The.

1 5. Application Examples 5.1. Programmable compensation for analog circuits (Optimal tuning) 5.2. Programmable delays in high-speed digital circuits (Clock.

CSE 494: Electronic Design Automation Lecture 2 VLSI Design, Physical Design Automation, Design Styles.

Measurement of Integrated PA-to-LNA Isolation on Si CMOS Chip Ryo Minami ， JeeYoung Hong ， Kenichi Okada ， and Akira Matsuzawa Tokyo Institute of Technology,

Statistical Sampling-Based Parametric Analysis of Power Grids Dr. Peng Li Presented by Xueqian Zhao EE5970 Seminar.

What is an Amplifier…? An Amplifier is a device which takes small voltage at the input, amplifies it and produce higher voltage at the output. The gain.

Mixed Signal Chip Design Lab Operational Amplifier Configurations Jaehyun Lim, Kyusun Choi Department of Computer Science and Engineering The Pennsylvania.

An accurate and efficient SSO/SSN simulation methodology for 45 nm LPDDR I/O interface Dr. Souvik Mukherjee, Dr. Rajen Murugan (Texas Instruments Inc.)

Stochastic Current Prediction Enabled Frequency Actuator for Runtime Resonance Noise Reduction Yiyu Shi*, Jinjun Xiong +, Howard Chen + and Lei He* *Electrical.

1 Interconnect/Via. 2 Delay of Devices and Interconnect.

Distributed Computation: Circuit Simulation CK Cheng UC San Diego

Basics of Energy & Power Dissipation

Bi-CMOS Prakash B.

By Nasir Mahmood.  The NoC solution brings a networking method to on-chip communication.

Micron Technology Clinic Tool Flow and Comparison of Micron Package Models Presenter: Michael Tomer Advisor: Dr. Ken Stevens.

Scaling I Mohammad Sharifkhani. Reading Text book II (pp. 123)

Company Confidential | ©2009 Micron Technology, Inc. | 1 Micron Contact: Tim Hollis February 16 University of Utah Senior.

Rd07 Conference th June 2007 Florence, Italy 1 High frequency stepdown DC-DC converter with switched capacitors This work is part of the INFN DACEL.

Abstract The purpose of this project is to design a high-performance FPGA-controlled amplifier for Teradyne Corporation. This will constitute Phase IV.

EE 466/586 VLSI Design Partha Pande School of EECS Washington State University

A Novel Timing-Driven Global Routing Algorithm Considering Coupling Effects for High Performance Circuit Design Jingyu Xu, Xianlong Hong, Tong Jing, Yici.

Dept. of Electronics Engineering & Institute of Electronics National Chiao Tung University Hsinchu, Taiwan ISPD’16 Generating Routing-Driven Power Distribution.

Basics of Bypass Capacitor, Its Functions and Applications.

MICROPROCESSOR DESIGN1 IR/Inductive Drop Introduction One component of every chip is the network of wires used to distribute power from the input power.

Piero Belforte, HDT 1999: PRESTO POWER by Alessandro Arnulfo.

Automated power Factor Correction and Energy Monitoring System

Library Characterization

IV UNIT : GATE LEVEL DESIGN

Jason Cong, David Zhigang Pan & Prasanna V. Srinivas

ITC 2016 PO 16: Testing Yield Improvement by Optimizing the Impedance of Power Delivery Network on DIB Jintao Shi Zaiman Chen.

EEL 3705 / 3705L Digital Logic Design

Yiyu Shi*, Wei Yao*, Jinjun Xiong+ and Lei He*

COMBINATIONAL LOGIC DESIGN

EENG447 Digital IC Design Dr. Gürtaç Yemişcioğlu.

DUT vs DIA Device Under Test vs Device In Action

Energy Efficient Power Distribution on Many-Core SoC

Multiport, Multichannel Transmission Line: Modeling and Synthesis

Xiou Ge Motivation PDN Simulation in LIM Real Example Results

Closed Loop Current Sensor Design

Jason Cong, David Zhigang Pan & Prasanna V. Srinivas

Presentation transcript:

Micron Technology Clinic Evaluation of Integrated Circuit Power Supply Noise with Two-Phase Analysis Sze-Hsiang Harper, Michael Tomer, Kristian Blomquist, Jason Oneida, Ammon Hardcastle Jason Oneida, Ammon Hardcastle Advisor: Dr. Ken Stevens

Micron Technology Clinic Evaluation of Integrated Circuit Power Supply Noise with Two-Phase Analysis Presentation Order Sze-Hsiang Harper Michael Tomer Kristian Blomquist Jason Oneida Ammon Hardcastle

Micron Technology Clinic Analysis of the Two-Phase Power Estimation Method Using HSIMPlus and HSPICE Micron Technology Clinic Analysis of the Two-Phase Power Estimation Method Using HSIMPlus and HSPICE Presented by: Sze-Hsiang Harper Advisor: Dr. Ken Stevens

Overview ► Background  Integrated Circuit Power  Power Delivery Network ► Problems ► Solution  Industry Tools ► Estimation Method  HSIMPlus  HSPICE ► Project Preview ► Conclusion

Integrated Circuit Power Taken from “Micron Proposal 09” by Tim Hollis

Power Delivery Network (PDN) Power Delivery Network (PDN) ► Power Delivery Network (PDN) ► Characteristic of a PDN should provide a good complex multi-stage network supplying power to all devices in a system Taken from “Micron Proposal 09” by Tim Hollis Vdd Vss On-Chip Power Delivery

Ideal and Functional PDN ► Ideal and Functional PDN will:  Deliver clean power to the Integrated Circuits  Provide low impedance and low noise reference path for signals  Does not contribute excessive Electromagnetic Interference

Ideal PDN vs. Non-Ideal PDN Taken from micron proposal 09” by Tim Hollis

Problems ► Transistors are faster but they operate at a lower voltage supply and at a higher overall chip power ► To fully simulate billions of transistors on the circuits requires an extreme amount of time ► Circuits need to be analyzed to ensure the circuit will operate reliably and their simulations are accurate

Current Solution in Industry ► Model order reduction required due to design complexity. ► “Two-Phase" (or two-pass) method employed Vcc Gnd I Ckt +V-+V- Z PDN Vcc Phase 1 : Phase 2: I Ckt

Current Industry Tools ► Apache  Totem  Chip Power Model (CPM)  Redhawk Tools ► Cadence’s VoltageStorm ► Synopsys’ HSIMPlus ► Hynix Semiconductor

HSPICE ► HSPICE is the industry's "gold standard" for accurate circuit simulation and offers foundry-certified MOS device models with state-of-the-art simulation and analysis algorithms.

HSIMPlus ► HSIMPlus provides a complete set of analysis tools for device-level and interconnect reliability analysis ► HSIMPlus has Two-phase Method applied by it’s Power Net Reliability Analysis (PWRA) tool.

Approach

Project Preview Output with Single Layer Package vs. Output without Package in HSIMPlus

Project Preview Output with Single Layer Package vs Output Without Package in HSPICE

Conclusion ► Power delivery noise affects the performance and correctness of our circuits ► ► Evaluated the runtime and accuracy of HSPICE vs. HSIMPlus with various configurations  Too complex a problem to simulate with accurate tools (HSPICE)  Model order reduction tools introduce some error (HSimPlus)